



IGBT Avalanche Current Filamentation Ratio: Precise Simulations on Mesh and Structure Effect

著者	Shiba Yuji, Tsukuda Masanori, Omura Ichiro
journal or publication title	2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD 2016)
page range	339-342
year	2016-06
URL	http://hdl.handle.net/10228/5738

IGBT Avalanche Current Filamentation Ratio: Precise Simulations on Mesh and Structure Effect

Yuji Shiba and Ichiro Omura

Kyusyu Institute of Technology

1-1 Sensui-cho, Tobata-ku, Kitakyusyu, Japan
p349516y@mail.kyutech.jp, omura@ele.kyutech.ac.jp

Masanori Tsukuda

Green Electronics Research Institute

1-8 Hibikino, Wakamatsu-ku, Kitakyusyu, Japan

Abstract—Current filamentation effect with dynamic avalanche during turn-off transient in IGBT has been discussed for years. In the prior papers, the possibility of device failure has been reported based on TCAD simulation and simulation results have shown that variety of filamentation phenomena exist for conditions assumed in each simulation. It is discussed in this paper, for the first time, that the relationship of filamentation current concentration strength to device design parameters and categorizes filamentation phenomena, introducing current filamentation ratio (CFR). In the paper, guidelines for appropriate mesh pattern selection are also described to ensure the validity of simulation results.

Keywords—IGBT; dynamic avalanche; current filamentation; mesh;

I. INTRODUCTION

The current filamentation effects during turn-off of Insulated Gate Bipolar Transistor (IGBT) has been have been discussed for years. Specially, avalanche induced current filamentation has become critical as the possible turn-off failure mechanism under high current density operation of IGBTs. The filamentation mechanism has been explained based on classical negative differential resistance and so called micro-plasmas effect [1, 2, 3, 4 etc.]. Multi cell simulations unveil moving current filamentations according to temperature dependence of impact ionization rate and gate resistance inhomogeneity [5, 6, 7, 8]. Large scale multi cell simulations show formation of periodical filaments across chip area [7, 9, 10]. The phenomena have strong device structure dependence on cell pattern, P-emitter and N-base structure of the device [11, 12]. Decrease of critical latch up current density under filamentation was discussed in papers [7] and it is reported that isothermal simulation shows similar results to electro-thermally coupled simulation and the paper also show the guideline of number of cells for simulations.

The avalanche induced current filamentation will be critical to device SOA design for future high current density IGBTs. This paper categorizes the device design parameters of vertical structure, cell structure and doping inhomogeneity among cells for current filamentation control. Based on the TCAD simulation, SOA design guideline is described based on multi-cell simulation results. We introduced current filamentation ratio (CFR) as an index of SOA derating.

II. APPROACH TO INVESTIGATE STRUCTURE DEPENDENCY OF CURRENT FILAMENTATION

A. Selection of appropriate mesh pattern

In some of previously reported simulations, current filamentation appears even under perfectly homogeneous device structure which might show difficulty to distinguish device physics and instability due to numerical discretization (mesh patterns). To eliminate the numerical discretization effect, mesh patterns for simulations must be carefully selected so that homogeneous current distribution is confirmed for homogeneous device structures. Fig. 1 compares the influence of mesh patterns to simulation results for homogeneous device structure. The avalanche current simulations were performed for two types of triangular mesh patterns and a rectangular mesh pattern.




Fig. 1 Avalanche current simulation result for two types of triangular mesh patterns and a rectangular mesh pattern for laterally homogeneous device structure. Only rectangular mesh reproduces the homogeneity of the current distribution.

Although the device structure is homogeneous along horizontal direction, the avalanche current simulation results with both types of triangular mesh A and B show current imbalance. While the result with the rectangular mesh reproduces the homogeneity of the current distribution. Since the homogeneous structure mathematically leads homogeneous current density, the rectangular mesh was selected as the appropriate discretization method for avalanche induced current filamentation simulation.

B. Simulation Approach

The Avalanche induced current filamentation phenomena are considered to occur during high current turn-off transient. For this investigation, however, static simulation approach is chosen. It is because that index for current crowding into cells, which will be introduced in the next section, must be clearly defined to investigate risk for device failure for structures and for current density. Furthermore, static approach has advantages in simulation time and simplicity of simulation procedure.

For the static simulations, a current source is connected to collector electrode so as to simulate the effect of induced current by inductances in switching circuit, since the induced current during turn-off is the origin of dynamic avalanche inside the device.

Isothermal condition is automatically chosen for the static simulation and the previously reported paper[7] shows that isothermal simulations show sufficient agreement with electro-thermal simulation in current crowding induced by dynamic avalanche.

Device structure used in simulations is a PNP structure with N-buffer layer, which is identical to IGBT P-base, N-base with N-buffer and P-emitter structure.

III. INFLUENCE OF LATERAL INTERACTION BETWEEN CELLS IN IGBT CHIP DURING CURRENT FILAMENTATION

A. Classical model of negative differential resistance

Current filamentation induced by dynamic avalanche has been classically explained as the effect of the negative differential resistance (NDR), which is modeled as follows. Avalanche injection near both ends of N-base (i-layer) forming plasma in center portion of N-base by the injected holes and electrons [1, 2]. Higher conduction current causes more plasma expansion by injected carriers and high charge density near both ends of N-base. This effect leads decrease of voltage across the device.




Fig. 2 Circuit level paralleled device simulation for avalanche induced current filamentation. 18 devices with P-base, N-base, N-buffer and P-emitter are paralleled by circuit. Total current concentrates into a single cell.

Circuit level paralleled device simulation shown in Fig. 2 supports the classical theory. In the simulation single cell devices with P-base, N-base, N-buffer, P-emitter are connected in parallel and one device has small inhomogeneity to trigger the imbalance. Total current is concentrated into a single chip with NDR effect.

B. Existence of lateral interaction between cells inside chip

Current filamentation simulation was performed with 2-dimensional structure with 18 cells with P-base, N-base, N-buffer and P-emitter (Fig. 3). The fifth cell has 1% deeper P-base to trigger imbalance. Comparing with circuit-device coupled simulation with 18 paralleled devices shown in Fig. 2, Current never concentrate into single cell and because of lateral interaction between cells, half of cells maintain the conduction. Current filamentation typically occur with three phases. Low current region ($<50\text{A}/\text{cm}^2$) with drift current charge comparable to doping charge in N-base, the currents are balanced among cells even the structure has NDR characteristics. The lateral interaction contributes to current balance.

First filamentation occurs when the drift current charge exceeds the certain level current density ($>50\text{A}/\text{cm}^2$). However, half of cells (9 cells) maintain conduction and the current concentration ratio to average current is only 2 in this case. The filamentation phenomena with IGBT structure are completely different with PiN diode case.

At second filamentation phenomena under higher current density ($>200\text{A}/\text{cm}^2$), imbalance enhanced among conduction cells (4 cells up, 4 cells down among 9 cells) due to electric field pile-up in collector side of current concentrated cells [4]. Then, the current concentration ratio increases up to 3.8. While number of conduction cell doesn't change through 1st and 2nd filamentation.

Re-balancing of the current occurs for very high current density of over $600\text{A}/\text{cm}^2$. The electric field pile-up at collector side occurs for all of the cells and current concentration rate decreased to 2.




Fig. 3 Current filamentation with 2-dimensional structure with 18 cells with P-base, N-base, N-buffer and P-emitter. Cell #5 has 1% deeper P-base to trigger imbalance. Because of lateral interaction, half of cells maintain the conduction.




Fig. 4 Current filamentation ratio definition. CFR is defined as the ratio of most concentrated cell current to average of cell current.

IV. AVALANCHE INDUCED CURRENT FIRAMENTATION RATIO SIMULATION FOR IGBT

In this section, simulation results for more than 40 device structures will be shown regarding to SOA redundancy. To simplify the discussion, we introduce current filamentation ratio (CFR) defined as ratio of the most concentrated cell current to average cell current. Figure 4 shows CFR curve example as a function of chip current density, corresponding to the result shown in Fig. 3. Fig. 5 summarized maximum CFR for various structures.

A. Guidelines for the simulations

Prior to device structure dependence analysis, we confirm the condition of simulations. The number of cell for the simulations is 18 based on the discussion in prior paper [7] and as shown in Fig. 5-A, we confirmed that the maximum CFR are identical for different number of cells of 9 cells in 150 μ m width device, 18 cells in 300 μ m, 36 cells in 450 μ m. For triggering current imbalance, 1% deeper P-base is introduced. The position of the deeper cell doesn't affect to the maximum CFR. Based on the simulation above, we use 18-cell structure with 1% deeper P-base located at #5 position from the left side of the device.

B. Injection efficiency (P-emitter and N-buffer impurity)

Low injection efficiency back side structure (low P-emitter dose and/or high N-buffer dose) leads high CFR, i.e. high derating ratio is required for chip current against latch-up (Fig. 5-B). This result supports the transient simulation result reported in [11].

C. N-base doping concentration

CFR decreases with N-base doping concentration over $1 \times 10^{14}/\text{cm}^3$. This result also supports the result reported in [11], thanks to the non-punch-through structure. Lower concentration region, however, CFR increases with the concentration and it seems to have a peak at $1 \times 10^{14}/\text{cm}^3$ as shown in Fig. 5-C.

D. Cell structure

From the simulation results in Fig. 5-D, cell design with high electric field peak induce high maximum CFR, which support transient simulation result reported in [12].

E. Doping inhomogeneity among cells

Stronger inhomogeneity of P-base causes higher maximum CFR as shown in Fig. 5-E, so that cell uniformity and electric field relaxation design near the edge of cell pattern are required for higher latch-up current.


V. CONCLUSIONS

Multi-cell TCAD simulations for avalanche assisted current filamentation have performed under static condition. Rectangular mesh pattern is used for accurate simulation. Emitter-side cell homogeneity, electric field uniformity near P-base and injection efficiency of collector side structure has dependency to current filamentation. Thanks to lateral interaction inside chip, the current filamentation ratio can be controllable less than 5 by device design, i.e. SOA derating against latch-up during the current filamentation is factor of 5.


REFERENCES

- [1] D. J. Rose, "Micro plasmas in Silicon," Phys. Revew, Vol 105, No. 2, pp. 413-418, 1957.
- [2] H. Egawa, "Avalanche characteristics and Failure Mechanism of High Voltage Diodes," IEEE Trans. on ED, Vol. 13, No. 11, pp. 754-758, 1966.
- [3] T. Minato, N. Thapar and B. J. Baliga, "Correlation between the static and dynamic characteristics of the 4.5 KV self-aligned trench IGBT," Proc. of ISPSD'97, pp. 89-92, 1997.
- [4] H. Hagino, J-I. Yamashita, A. Uenishi and H. Haruguchi, "An Experimental Study on the Forward SOA of IGBT's," IEEE Trans. on E D, Vol. 43, No. 3, pp. 490-500, 1996.
- [5] P. Rose, D. Silber, A. Porst and F. Pfirsch, "Investigations on the Stability of Dynamic Avalanche in IGBTs," Proc. of ISPSD'02, pp. 165-168, 2002.
- [6] S. Milady, D. Silber, F. -J. Niedernostheide, H. P. Felsl, "Different types of avalanche-induced moving current filaments under the influence of doping inhomogeneities," Microelectronics Journal, No. 39, pp. 857-867, 2008.
- [7] C. Toechterle, F. Pfirsch, C. Sandow and G. Wachutka, "Evolution of current filaments limiting the safe-operating area of high-voltage trench-IGBTs," Proc. of ISPSD'14, pp. 135-138, 2014.
- [8] T. Basler, R. Bhojani, J. Lutz and R. Jakob, "Dynamic self-clamping at short-circuit turn-off of high-voltage IGBTs," Proc. of ISPSD'13, pp. 277-280, 2013.
- [9] M. Tanaka and A. Nakagawa, "Simulation studies for short-circuit current crowding of MOSFET-Mode IGBT," Proc. of ISPSD'14 pp. 119-122, 2014.
- [10] M. Tanaka and A. Nakagawa, "Simulation studies for avalanche induced short-circuit current crowding of MOSFET-Mode IGBT," Proc. ISPSD'15, pp. 121-124, 2015
- [11] T. Raker, H. P. Felsl, F.-J. Niedernostheide, F. Pfirsch and H.-J. Schulze, "Limits of strongly punch-through designed IGBTs," Proc. ISPSD'11, pp. 100-103, 2011.
- [12] M. Riccio, A. Irace, G. Breglio P. Spirito, E. Napoli and Y. Mizuno, "Electro-thermal instability in multi-cellular Trench-IGBTs in avalanche condition: Experiments and simulations," Proc. of ISPSD'11, pp. 124-127, 2011.


A. Guidelines for the simulation




B. Injection efficiency



C. N-base doping



D. Cell structure



E. Doping inhomogeneity among cells




Fig. 5 Maximum current filamentation ratio (CFR) for various device structures. High CFR requires latch-up derating for IGBT cell design.