

Universitá di Pisa

FACOLTÁ DI INGEGNERIA Corso di Laurea Specialistica in Ingegneria Elettronica

Tesi di Laurea

Analysis and Architecture Design of DSPACE, a Digital Signal Processor for space applications

Candidato Alessandro Vincenzi *Relatore* Prof. Luca Fanucci

Relatore Prof. Sergio Saponara

Anno Accademico 2010–2011

In ricordo di Eleonora

ABSTRACT

The request of digital signal processing performed on satellites or spacecraft is greatly increased in past years, however the European Space Agency (ESA) has not got a suitable device for these applications made in Europe area. ESA is currently forced to address to United States (US) made alternatives but the exportation of those devices is restricted by the International Traffic in Arms Regulations (ITAR) and this places ESA in a dependent position.

The DSPACE project aim to solve this lack providing a new Digital Signal Processor (DSP), as an intellectual property, and a software tool-chain to exploit its features.

The first part of this thesis work regarded an analysis of the state-of-the-art and the practical solutions in order to identify a target technology and a reference architecture.

The second part of this work concerned a detailed definitions of the DSPACE core architecture and features. Moreover a complete decode & dispatch VHDL model, with a formal functional verification, was realized.

The third part of this work regarded two caches modelling, the instruction and the data cache, that are two essential components of the DSPACE core.

This thesis work was concluded with the first functional simulations coming from the DSPACE model and considerations about the resource occupation of the core.

CONTENTS

	T
	1
	2
	5
	7
	8
	9
	16
	21
	23
	24
	26
	27
	28
	30
	30
	31
	31
	43
	12
•••	43
· ·	43 44
· · · ·	43 44 45
· · · · · ·	 43 44 45 45
· · · · · · · · · · · · · · · · · · ·	 43 44 45 45 45 45
· · · · · · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48
· · · · · · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48 49
 . .<	 43 44 45 45 45 45 48 49 62
 . .<	 43 44 45 45 45 48 49 62 62
· · · · · · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48 49 62 62 65
· · · · · · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48 49 62 62 65 65
· · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48 49 62 62 65 67
· · · · · · · · · · · · · · ·	 43 44 45 45 45 45 48 49 62 62 65 67 68
· · · · · · · · · · · · · · · · · ·	43 44 45 45 45 45 45 49 62 65 65 67 68 69
· · · · · · · · · · · · · · ·	43 44 45 45 45 45 45 49 62 65 65 67 68 69 72
· · · · · · · · · · · · · · ·	43 44 45 45 45 45 45 45 45 45 45 62 65 65 67 68 69 72 75
· ·	43 44 45 45 45 45 45 48 49 62 65 65 67 68 69 72 75 78
· · · · · · · · · · · · · · · · · ·	43 44 45 45 45 48 49 62 65 65 67 68 69 72 75 81
	· · · · · ·

BIBLIOGRAPHY

LIST OF FIGURES

Figure 1	Possible DSPACE project approaches 3
Figure 2	Synopsys Processor Designer work flow 4
Figure 3	TigerSHARC functional block diagram 8
Figure 4	SHARC generations
Figure 5	ADSP21469 functional block view 11
Figure 6	Texas Instruments floating-point DSPs 17
Figure 7	TMS320C6713 functional block view 18
Figure 8	ADSP21020 Fuctional Block Diagram 22
Figure 9	RTAX-DSP Architecture
Figure 10	RTAX-DSP mathblock
Figure 11	Cross-section for commercial SRAM 28
Figure 12	DSPACE core
Figure 13	DSPACE data-path
Figure 14	DSPACE program flow
Figure 15	Control and status registers 1
Figure 16	Control and status registers 2
Figure 17	Control and status registers 3
Figure 18	Control and status registers 4
Figure 19	Control and status registers 5
Figure 20	Control and status registers 6
Figure 21	Control and status registers 7 40
Figure 22	Control and status registers 8 41
Figure 23	Control and status registers 9 42
Figure 24	Control and status registers 10 42
Figure 25	Fixed opcode fields
Figure 26	DSPACE opcode types
Figure 27	DSPACE opcode example
Figure 28	Dispatch tree
Figure 29	Direct mapped principle
Figure 30	Instruction cache scheme 66
Figure 31	Instruction cache block view 68
Figure 32	Data cache block view
Figure 33	Waveform output and code coverage 71
Figure 34	Van Allen radiation belts
Figure 35	Cumulative effects and sensitive devices 77
Figure 36	Single event effects
Figure 37	Datapath resource occupation 82

90

Computational unit resource occupation	
on Xilinx Virtex-6 VLX75T	82
Computational unit resource occupation	
on Actel RTAX-2000	82
Simulation strategy of dispatch model	88
Dispatch model screen-shot	89
	Computational unit resource occupation on Xilinx Virtex-6 VLX75T Computational unit resource occupation on Actel RTAX-2000

LIST OF TABLES

Table 1	Ground DSPs main features
Table 2	Atmel space FPGA main features 23
Table 3	Atmel space ASIC main features
Table 4	Actel RTAX-DSP main features
Table 5	Xilinx Virtex-4QV main features 27
Table 6	Xilinx Virtex-5QV main features 27
Table 7	SMJ320C6701-SP main features
Table 8	DSPACE instruction types
Table 9	Floating-point arithmetic-logic unit 50
Table 10	Floating-point arithmetic-logic unit 51
Table 11	Floating-point arithmetic-logic unit 52
Table 12	Floating-point arithmetic-logic unit 53
Table 13	Floating-point multiplier unit 54
Table 14	Floating-point multiplier unit 55
Table 15	Address generation unit
Table 16	Address generation unit
Table 17	Floating-point multiplier unit
Table 18	Floating-point multiplier unit 59
Table 19	Address generation unit 60
Table 20	Address generation unit 61
Table 21	DSPACE conditional execution 62