



University
of Glasgow

Hill, R.J.W. and Moran, D.A.J. and Li, X. and Zhou, H. and Macintyre, D. and Thoms, S. and Droopad, R. and Passlack, M. and Thayne, I.G. (2007) 180 nm metal gate, high-k dielectric, implant free III-V MOSFETs with transconductance of over $425\mu\text{S}/\mu\text{m}$. *Electronics Letters* 43:pp. 543-545.

<http://eprints.gla.ac.uk/4145/>

Deposited on: 6 May 2008

180 nm metal gate, high-k dielectric, implant free III-V MOSFETs with transconductance of over $425\mu\text{S}/\mu\text{m}$

Richard J.W. Hill, David .A.J. Moran, Xu Li, Haiping Zhou, Douglas Macintyre, Stephen Thoms, Ravi Droopad, Matthias Passlack, Iain G. Thayne.

Abstract: We report data from 180 nm gate length GaAs n-MOSFETs with drive current ($I_{ds,sat}$) of $386\mu\text{A}/\mu\text{m}$ ($V_g = V_d = 1.5\text{ V}$), extrinsic transconductance (g_m) of $426\mu\text{S}/\mu\text{m}$, gate leakage ($J_{g,limit}$) of $44\text{ nA}/\text{cm}^2$, and on resistance (R_{on}) of $1640\Omega\cdot\mu\text{m}$. The g_m and R_{on} metrics are the best values reported to date for III-V MOSFETs, and indicates their potential for scaling to deca-nanometre dimensions.

Introduction: Novel device architectures, high-k gate dielectrics, metal gates and high mobility channel materials will be required to continue CMOS device scaling according to Moore's Law and the ITRS [1, 2]. It is now widely accepted that high mobility channel materials are likely to be required beyond the 22 nm node and for this reason, activity has escalated in both Ge-based p-MOSFET and III-V-based n-MOSFET device research [3]. The potential benefits of III-V n-MOSFETs [4] have been explored extensively by Monte Carlo simulations [5], and include significantly higher drive current at lower supply voltage compared with silicon-based devices for a given device geometry. The lack of a device quality III-V semiconductor/insulator interface has, in the past, prevented the exploitation of the high electron mobility of compound semiconductors in MOSFETs [6-8], but recent progress using an in-situ MBE grown $\text{Ga}_2\text{O}_3/(\text{Ga}_x\text{Gd}_{1-x})_2\text{O}_3$ (GGO) stack has demonstrated the

long channel potential of this technology [9-12]. The implant-free flat-band architecture described in [11] uses a modulation doped channel to provide connection between the ohmic contacts and the gate, where enhancement mode (e-mode) operation is achieved through judicious selection of gate metal work-function and doping strategy in a high electron mobility III-V heterostructure.

Layer structure and device fabrication: Material growth was carried out on a 3" semi-insulating GaAs substrate using a dual chamber molecular beam epitaxy (MBE) system by the method detailed in [9]. The III-V heterostructure was grown in one chamber before being transferred under ultra high vacuum to a second chamber for high- κ dielectric deposition. Fig. 1 gives the layer compositions and dimensions of the III-V MOSFET structure. A two-level wrap-around gate design (where the gate encircles the drain) was used to simplify the device process flow, removing the need for isolation. The source-drain separation was 1.65 μm . Both the gate (Pt/Au) and ohmic contacts (Ni/Ge/Au) were defined by direct write e-beam lithography and patterned by the lift-off method. The GGO dielectric was removed by wet chemical etching prior to deposition of the ohmic contacts, which underwent rapid thermal annealing at 430°C for 60 s. Transmission line measurement (TLM) data obtained from process control structures alongside the devices gave a contact resistance (R_c) of 470 $\Omega \cdot \mu\text{m}$ and a sheet resistance (R_{sh}) of 433 Ω/sq .

Results: Fig. 2 gives typical output characteristics of the 180 nm gate length devices, the shortest gate length III-V MOSFET thus far reported. These well

behaved devices have R_{on} (which at this device geometry can be used as a first order approximation for parasitic series resistance) of $1640 \Omega \cdot \mu\text{m}$ - the lowest value reported to date [13]. For the given device geometry, this is in close agreement with the value calculated from the R_c and R_{sh} values extracted from TLM structures ($1650 \Omega \cdot \mu\text{m}$).

Typical transfer characteristics, given in Fig. 3, exhibit a threshold voltage (V_t) of -0.47 V , a maximum drain-source saturation current ($I_{ds,sat}$) of $386 \mu\text{A}/\mu\text{m}$, and a peak extrinsic transconductance of $426 \mu\text{S}/\mu\text{m}$, - the highest value reported to date [12]. We expect that with relatively minor refinements to the gate metal effective work-function, gate-to-channel separation or doping strategy, a positive V_t and e-mode operation can be achieved. The gate leakage at $V_{gs} = V_{ds} = 1.5 \text{ V}$ ($J_{g,limit}$) was $44 \text{ nA}/\text{cm}^2$.

Fig. 4 compares the extrinsic g_m with previously published data for III-V MOSFETs. This work and [12, 14-17] were carried out on GaAs wafers, but [13] used an InP substrate, allowing the use of a higher indium concentration channel with higher mobility, which should translate into higher drive current and higher transconductance. Despite this, the data presented in this letter represents an increase in g_m of 68% over the previously published best results [12].

Conclusion: In this letter, we have presented data on the shortest gate length III-V MOSFETs realised to date. These devices have the highest g_m (68% improvement on recently achieved results [12]) and lowest R_{on} (34% lower

than previous best result [13]) reported, and demonstrate the potential for scaling III-V MOSFETs to deca-nanometre dimensions.

Authors' affiliations:

R. Hill, D. Moran, X. Li , H. Zhou, D.Macintyre, S. Thoms, and I. Thayne are with the Nanoelectronics Research Centre, University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow, G12 8LT (e-mail: r.hill@elec.gla.ac.uk)
M. Passlack and R. Droopad are with Freescale Semiconductor Inc., Tempe, AZ 85284 USA

Acknowledgements:

We are grateful to Asen Asenov and Colin Stanley for stimulating discussions and to the UK Engineering and Physical Sciences Research Council and the Scottish Funding Council who have funded this work.

Figure captions:

Fig. 1 III-V MOSFET layer structure.

Fig. 2 Output characteristics of a typical 180 nm gate length III-V MOSFET.

Fig. 3 Transfer characteristics of a typical 180 nm gate length III-V MOSFET ($V_d = 1.5V$).

Fig. 4 Comparison of published III-V MOSFET g_m with values obtained in this work.




Figure 1




Figure 2




Figure 3




Figure 4

References

1. Moore, G.E., *Cramming more Components onto Integrated Circuits*. Electronics, 1965. **38**(8).
2. *Process Integration, Devices, and Structures*, in *International Technology Roadmap for Semiconductors*. 2005, ITRS. p. 11.
3. www.src.org/member/news/center_cmos06.asp.
4. Pethe, A., T. Krishnamohan, K. Donghyun, O. Saeroonter, H.S.P. Wong, Y. Nishi, and K.C. Saraswat. *Investigation of the performance limits of III-V double-gate n-MOSFETs*. in *IEDM Tech. Dig.* 2005.
5. Kalna, K., J.A. Wilson, D.A.J. Moran, R.J.W. Hill, A.R. Long, R. Droopad, M. Passlack, I.G. Thayne, and A. Asenov, *Monte Carlo Simulations of High-Performance Implant Free In_{0.3}Ga_{0.7}As Nano-MOSFETs for Low-Power CMOS Applications*. Nanotechnology, IEEE Transactions on, 2007. **6**(1): p. 106.
6. Becke, H., R. Hall, and J. White, *Gallium arsenide MOS transistors*. Solid-State Electronics, 1965. **8**(10): p. 812-818.
7. Croydon, W.F. and E.H.C. Parker, *Dielectric Films on Gallium Arsenide*. 1981, New York: Gordon and Breach Scientific Publishers.
8. Mimura, T. and M. Fukuta, *Status of the GaAs metal-oxide-semiconductor technology*. Electron Devices, IEEE Transactions on, 1980. **27**(6): p. 1147-55.
9. Passlack, M., J.K. Abrokwhah, and R. Droopad, *Development methodology for high-k gate dielectrics on III-V semiconductors: Gd_xGa_{0.4-x}O_{0.6}/Ga₂O₃ dielectric stacks on GaAs*. Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures, 2005. **23**: p. 1773-1781.
10. Passlack, M., J.K. Abrokwhah, R. Droopad, Y. Zhiyi, C. Overgaard, Y. Sang In, M. Hale, J. Sexton, and A.C. Kummel, *Self-aligned GaAs p-channel enhancement mode MOS heterostructure field-effect transistor*. IEEE Electron Device Letters, 2002. **23**(9): p. 508-10.
11. Passlack, M., K. Rajagopalan, J. Abrokwhah, and R. Droopad, *Implant-free high-mobility flatband MOSFET: principles of operation*. Electron Devices, IEEE Transactions on, 2006. **53**(10): p. 2454.
12. Rajagopalan, K., R. Droopad, J. Abrokwhah, P. Zurcher, P. Fejes, and M. Passlack, *I_{on} Enhancement Mode GaAs N-Channel MOSFETs With Transconductance Exceeding 250 mS/mm*. Electron Device Letters, IEEE, 2007. **28**(2): p. 100.
13. Ren, F., J.M. Kuo, M. Hong, W.S. Hobson, J.R. Lothian, J. Lin, H.S. Tsai, J.P. Mannaerts, J. Kwo, S.N.G. Chu, Y.K. Chen, and A.Y. Cho, *Ga₂O₃/Gd₂O₃/InGaAs enhancement-mode n-channel MOSFETs*. IEEE Electron Device Letters, 1998. **19**(8): p. 309-311.
14. Wang, Y.C., M. Hong, J.M. Kuo, J.P. Mannaerts, J. Kwo, H.S. Tsai, J.J. Krajewski, Y.K. Chen, and A.Y. Cho, *Demonstration of submicron depletion-mode GaAs MOSFET's with negligible drain current drift and hysteresis*. IEEE Electron Device Letters, 1999. **20**(9): p. 457-459.
15. Wu, J.Y., H.H. Wang, Y.H. Wang, and M.P. Hounng, *GaAs MOSFET's fabrication with a selective liquid phase oxidized gate*. IEEE Transactions on Electron Devices, 2001. **48**(4): p. 634-637.
16. Yakimov, M., V. Tokranov, R. Kambhampati, S. Koveshnikov, W. Tsai, F. Zhu, J. Lee, and S. Oktyabrsky. *Enhancement Mode GaAs n-MOSFET with High-k Dielectric*. in *Solid State Devices and Materials*. 2006. Yokohama.
17. Ye, P.D., G.D. Wilk, J. Kwo, B. Yang, H.J.L. Gossmann, M. Frei, S.N.G. Chu, J.P. Mannaerts, M. Sergent, M. Hong, K.K. Ng, and J. Bude, *GaAs MOSFET with oxide gate dielectric grown by atomic layer deposition*. IEEE Electron Device Letters, 2003. **24**(4): p. 209-211.