

Rajagopalan, K. and Zurcher, P. and Abrokwah, J. and Droopad, R. and Moran, D.A.J. and Hill, R.J.W. and Li, X. and Zhou, H. and McIntyre, D. and Thoms, S. and Thayne, I.G. and Passlack, M. (2007) Enhancement mode n-MOSFET with high-*k* dielectric on GaAs substrate. In, *IEEE 65th Annual Device Research Conference*, *18-20 June 2007*, pages pp. 205-206, South Bend, Indiana, USA.

http://eprints.gla.ac.uk/4046/

Deposited on: 20 March 2008

## Enhancement Mode n-MOSFET with High-k Dielectric On GaAs Substrate

K. Rajagopalan, P. Zurcher, J. Abrokwah, R. Droopad, D. A. J. Moran\*, R. J. W. Hill\*, X. Li\*, H. Zhou\*, D. McIntyre\*, S. Thoms\*, I.G. Thayne\* and M. Passlack

Freescale Semiconductor Inc. 2100, E Elliott Road, Tempe, AZ-85284.

\* Department of Electronics & Electrical Engineering, University of Glasgow. Glasgow, UK.

Challenges faced by Silicon CMOS technology, as device scaling reaches physical limits, have prompted the proposal of solutions based on compound semiconductor channels in the recent ITRS Roadmap for Semiconductors 2006. The key drawback of compound semiconductors like GaAs has been the lack of a suitable surface passivating dielectric that could yield a good quality electrical interface between the oxide and the semiconductor.

Here we report MOS heterostructures grown by molecular beam epitaxy on III-V substrates, employing a high- $\kappa$  dielectric stack ( $\kappa \approx 20$ ) comprised of gallium oxide and gadolinium gallium oxide. Mobilities exceeding 12,000 and 6,000 cm<sup>2</sup>/Vs, for sheet carrier concentration n<sub>s</sub> of about 2.5x10<sup>12</sup> cm<sup>-2</sup> were measured on MOSFET structures on InP and GaAs substrates, respectively. These structures were designed for enhancement mode operation and include a 10 nm thick strained In<sub>x</sub>Ga<sub>1-x</sub>As channel layer with In mole fraction x of 0.3 and 0.75 on GaAs and InP substrates, respectively. Fig. 1 shows the heterostructure on GaAs substrate and its corresponding TEM image.

n-MOSFETs with a gate length of 1  $\mu$ m and a source-drain spacing of 3  $\mu$ m were fabricated on the heterostructure shown in Fig. 1. Fig. 2 shows the I-V characteristics of the 1  $\mu$ m x 100  $\mu$ m device. The drain current at 2V gate bias was measured to be in excess of 400 mA/mm. A threshold voltage of 0.27 V, transconductance of 428 mS/mm and on-resistance of 2 ohm-mm were also measured. The output conductance was measured to be 10 mS/mm. Fig. 3 shows a comparison of the transconductance measured on our fabricated devices as compared to g<sub>m</sub> values reported for similar devices, over a period of thirty years.

<sup>\*</sup>Corresp. author: karthik.rajagopalan@freescale.com, Phone: +1-480-413-7032, Fax: +1-480-413-4453

Figures



Fig. 1. (a) n-MOSFET layer structure on GaAs substrate (b) TEM image of n-MOSFET layer structure on GaAs Substrate



Fig. 2. ID-VD of 1 µm x 100 µm n-MOSFET on GaAs substrate

Fig. 3. Comparison of  $g_m$  from this work with prior data. The range of expected intrinsic and extrinsic performance potential of our 1  $\mu$ m MOSFETs is also shown.