



UNIVERSITY
of
GLASGOW

Palmer, M.J. and Braithwaite, G. and Prest, M.J. and Parker, E.H.C. and Whall, T.E. and Zhao, Y.P. and Kaya, S. and Watling, J.R. and Asenov, A. and Barker, J.R. and Waite, A.M. and Evans, A.G.R. (2001) Enhanced Velocity Overshoot and Transconductance in Si/Si(0.64)Ge(0.36)/Si pMOSFETs - Predictions for Deep Submicron Devices. In, Ryssel, H. and Wachutka, G. and Grunbacher, H., Eds. *Solid State Device Research Conference, 11-13 September 2001*, pages pp. 199-202, Nuremburg, Germany.

<http://eprints.gla.ac.uk/3013/>

Enhanced Velocity Overshoot and Transconductance in Si/Si_{0.64}Ge_{0.36}/Si pMOSFETs - Predictions for Deep Submicron Devices

M. J. Palmer, G. Braithwaite, M. J. Prest, E. H. C. Parker and T. E. Whall
Dept of Physics, University of Warwick, Coventry CV4 7AL, England
E-mail: Martin.Palmer@warwick.ac.uk

Y. P. Zhao, S. Kaya, J. R. Watling, A. Asenov and J. R. Barker
Device Modelling Group, University of Glasgow, G12 8LA, Scotland

A. M. Waite and A. G. R. Evans
Department of Electronics and Computer Science, University of Southampton, Highfield, Southampton, SO17 1BJ, England

Abstract

Electrical measurements have been carried out on Si/Si_{0.64}Ge_{0.36}/Si pMOS devices and it is demonstrated that enhanced low field carrier mobilities lead to concomitant and substantial enhancements in velocity overshoot and transconductance at deep submicron channel lengths. This provides considerable motivation for incorporating SiGe into Si MOS technology.

1. Introduction

There is much interest in fully pseudomorphic Si/SiGe/Si structures for Si-CMOS applications with a major objective of realising symmetrical CMOS with matching p-channel/n-channel performance [1]. However, whereas performance enhancements are impressive - factors of two or more at large channel lengths (>3 μm) [2],

they are only modest for channel lengths of about 0.5 μm [3,4]. CMOS channel lengths are now, of course, approaching 0.1 μm but there are only a few reports on SiGe devices of this geometry. Whereas current drive enhancements of about a factor of two have been demonstrated at deep submicron compared to silicon controls, [5,6] the absolute values of current fall short of state-of-the-art silicon. There is therefore an urgent need for more work. The present paper puts the disappointing results at 0.5 μm into perspective and provides strong motivation for further investigations at 0.1 μm and below. Electrical measurements have been carried out at 77K in order to access higher (but realistic) mobilities, which otherwise would have to be obtained by the much more challenging route of maintaining materials quality in a fully processed pseudomorphic device. Alternatively, high mobilities may be achieved by the use of high-germanium

content layers grown pseudomorphically on SiGe virtual substrates. However, the production of virtual substrates of sufficient quality for MOS technologies remains a major challenge and the subject of much study. At this stage their use can only be anticipated. The current investigation follows those of Kaya *et al.* [7] and Zhao *et al.* [8], in which we reported enhanced velocity overshoot as compared to silicon in Si/Si_{0.8}Ge_{0.2}/Si structures [7] and in the present devices [8] at 300K. It provides further support for the analysis given there.

The previous works extend the analysis to include energy transfer and Monte-Carlo simulations. They show that the origin of the velocity overshoot enhancement derives essentially from increased energy relaxation times in SiGe coupled with improved low field mobilities.

2. Fabrication, Measurement and Modelling

We have measured and modelled the drain characteristics of nominal Si/Si_{0.64}Ge_{0.36}/Si pMOS devices of different effective channel lengths $0.35 < L_{\text{eff}} < 10 \mu\text{m}$ and nominal silicon cap thicknesses $2 \text{ nm} \leq t_{\text{cap}} \leq 8 \text{ nm}$. The detailed specifications, fabrication and effective mobilities of




Figure 1. Schematic of the MOSFET structure

those devices at 300K have been previously discussed [9].

A schematic of the MOSFET structure is shown in figure 1 and the measured characteristics of a 8 nm silicon cap device are shown in figure 2. Using a commercial 2D device simulator [10] and empirical expressions for the vertical and horizontal field dependence of the carrier drift velocity we have obtained good fits to the data, also shown in figure 2.

3. Results and Discussion

From the model we have extracted the apparent saturation drift velocities, \tilde{v}_{sat} , given in figure 3. We note first of all that the long channel value of \tilde{v}_{sat} in SiGe is less than that of silicon. In previous papers we have argued [9,11,12] that the low field room temperature mobility in these heterostructures is limited by interface roughness scattering. However, it has been shown [13,14] that alloy scattering increases by orders of magnitude in high horizontal fields and this is a possible explanation of the low value of \tilde{v}_{sat} in the alloy. The small value of \tilde{v}_{sat} means that the current drive/transconductance at $0.5\mu\text{m}$




Figure 2. Example measured (+) and simulated (—) current characteristics: SiGe, 8 nm Si cap, $L_{\text{eff}} = 0.35 \mu\text{m}$.




Figure 3. Fitted values of \tilde{v}_{sat} versus gate length for SiGe samples with 2 nm (O) 5 nm (\blacktriangledown) and 8 nm (∇) caps and Si control (\bullet).

is not substantially enhanced compared to silicon, in spite of the higher mobility [4]. However, as the channel length decreases, we observe a dramatic increase in \tilde{v}_{sat} in the SiGe devices, substantially larger than in the silicon controls, which is attributed to velocity overshoot.

Following the analysis of Roldan *et al.* [15], we fit the drift velocity data to:

$$\begin{aligned}\tilde{v}_{sat} &= v_{sat} + \lambda dE_{\parallel}/dx \\ &\approx v_{sat} + \lambda_a V_{DS}/L^2\end{aligned}$$

where v_{sat} is the velocity in a homogeneous field, dE_{\parallel}/dx is the gradient of the electric field parallel to the surface and λ and λ_a are fitting parameters. Figure 4 shows \tilde{v}_{sat} versus $1/L^2$ for the various devices. Using the λ_a values obtained from figure 4

Table 1. Peak low field mobility at 300K [9] and 77K.

Sample	μ_{77K} (cm^2/Vs)	μ_{300K} (cm^2/Vs)
2 nm cap	569	162
5 nm cap	796	217
8 nm cap	1454	305
Si control	322	128




Figure 4. \tilde{v}_{sat} versus $1/L_{eff}^2$ for SiGe samples and Si control. The 5 and 8 nm data points are omitted for clarity. The trend is similar but with more scatter.

we can predict the saturation transconductance enhancement from the form [15]

$$g_m = \frac{W}{L} C_{GC} V_{DS} \left[\frac{\mu}{1 + \frac{\mu}{v_{sat}} \frac{V_{DS}}{L}} + \frac{\lambda_a}{L} \right]$$

where C_{GC} is the gate to channel capacitance and μ is the low lateral field mobility corresponding to the average vertical field in the device with $V_{GS}=-1\text{V}$ (to restrict transport to the SiGe channel) and $V_{DS}=-3.3\text{V}$. Table 1 shows a comparison of the




Figure 5. Predicted enhancement of saturation transconductance for SiGe samples compared to silicon control.

peak values of measured mobility at 77K and at room temperature. The ratios between the intrinsic transconductances of the SiGe samples and the Si control, taking account of the variation of C_{GC} with vertical architecture, are plotted against channel length in figure 5. The model predicts up to a factor of 1.9 improvement at $L_{eff} = 0.07 \mu\text{m}$.

4 Conclusions

$\text{Si}_{0.64}\text{Ge}_{0.36}$ p-channel MOSFETs operating at 77K have been investigated in an attempt to probe a high-mobility region of operation. An enhanced apparent saturation velocity at short channel lengths indicates velocity overshoot. The results are extrapolated to deep submicron gate lengths, predicting significant improvements in the transconductances of devices containing a SiGe channel. We expect similar enhancements at room temperature, especially as the low field mobilities can be improved. Even with existing devices, a rough estimate using the same extrapolation with the room temperature analysis [8] predicts a factor of 1.4 enhancement at $L_{eff} = 0.07 \mu\text{m}$. Notwithstanding the limitations of the present simulation methods [7,15,16], the enhancements predicted for $L_{eff} \leq 0.07 \mu\text{m}$ should provide considerable encouragement for those seeking to fabricate SiGe MOS devices at small geometries.

5. References

- [1] T. E. Whall and E. H. C. Parker, "SiGe heterostructures for FET applications" *J. Phys. D.* Vol 31, 1998, pp. 1397-1416.
- [2] S. P. Voignegescu, C. A. T. Salama, J. P. Noel, and T. L. Kamins, "Si/SiGe Heterostructure p-MOSFET with Triangular Ge Channel Profiles", *Proc. International Elec. Device Meeting (IEDM)*, New York, 1994, pp. 369.
- [3] T. Vogelsang, F. Hofmann, H. Schäfer, L. Risch and K. Hofmann, "Modelling and Fabrication of a P-Channel SiGe-MOSFET with Very High Mobility and Transconductance", *Extended Abstracts of the 1994 International Conference on Solid State Devices and Materials*, Yokohama, 1994, pp. 877-879.
- [4] V. P. Kesan, S. Subbanna, P. J. Restle, M. J. Tejwani, J. M. Aitken, S. S. Iyer and J. A. Ott, "High Performance $0.25 \mu\text{m}$ p-MOSFETs with Silicon-Germanium Channels for 300K and 77K Operation", *Proc. International Elec. Device Meeting (IEDM)*, 1991, pp. 25-28.
- [5] J. Alieu, T. Skotnikii, J. L. Regoli and G. Bremond, "Multiple SiGe Quantum Wells – Novel Channel Architecture for $0.12 \mu\text{m}$ CMOS", *Proc. of 29th European Solid-state Device Research Conference (ESSDERC)*, Leuven, Belgium, Sept 1999, pp. 292-295.
- [6] Y. C. Yeo, V. Sabramanian, J. Kedzierski, P. Xuan, T.-J. King, J. Bokor and C. Hu, "Nanoscale Ultra-Thin-Body Silicon-on-Insulator p-MOSFET with SiGe/Si Heterostructure Channel", *IEEE Electron Device Lett.*, Vol 21, 2000, pp. 161-163.
- [7] S. Kaya, Y. P. Zhao, J. R. Watling, A. Asenov, J. R. Barker, G. Ansari-pour, G. Braithwaite, T. E. Whall and E. H. C. Parker, "Indication of Velocity Overshoot in Strained $\text{Si}_{0.8}\text{Ge}_{0.2}$ p-Channel MOSFETs", *Semi. Sci. Tech.*, Vol 15, 2000, pp. 573-578.
- [8] Y. P. Zhao, S. Kaya, J. R. Watling, A. Asenov, J. R. Barker, M. Palmer, G. Braithwaite, T. E. Whall, E. H. C. Parker, A. Waite and A. G. R. Evans, "Indication of Non-equilibrium Transport in SiGe p-MOSFETs", *Proc. of 30th European Solid-state Device Research Conference (ESSDERC)*, Cork, Ireland, 11-13 Sep 2000, pp. 224-227.
- [9] M. J. Palmer, G. Braithwaite, T. J. Grasby, P. J. Phillips, M. J. Prest, E. H. C. Parker, T. E. Whall, C. P. Parry, A. M. Waite, A. G. R. Evans, S. Roy, J. R. Watling, S. Kaya and A. Asenov, "Effective mobilities in pseudomorphic Si/SiGe/Si p-channel metal-oxide-semiconductor field-effect transistors with thin silicon capping layers", *Appl. Phys. Letters*, Vol 78, 2001, pp. 1424-1426.
- [10] MEDICI from Avant! Corporation, <http://www.avanticorp.com/>, Fremont, CA.
- [11] T. E. Whall and E. H. C. Parker, "Si/SiGe/Si pMOS performance - alloy scattering and other considerations", *Thin Solid Films*, Vol 369, 2000, pp. 297-305.
- [12] M. J. Kearney and A. I. Horrell, "The effect of alloy scattering on the mobility of holes in a $\text{Si}_{1-x}\text{Ge}_x$ quantum well", *Semi. Sci. Tech.*, Vol 13, 1998, pp. 174-180.
- [13] J. M. Hinckley and J. Singh, "Hole Transport Theory in Pseudomorphic $\text{Si}_{1-x}\text{Ge}_x$ Alloys Grown on Si(001) Substrates", *Phys. Rev. B*, Vol 41, 1990, pp. 2912-2926.
- [14] F. M. Bufler and B. Meinerzhagen, "Hole transport in strained $\text{Si}_{1-x}\text{Ge}_x$ alloys on $\text{Si}_{1-y}\text{Ge}_y$ substrates", *J. Applied Physics*, Vol 84, 1998, pp. 5597-5602.
- [15] J. B. Roldan, F. Gamiz, J.A. Lopez-Villanueva and J. E. Carceller, "Modeling Effects of Electron-Velocity Overshoot in a MOSFET", *IEEE Trans. Electron Devices*, Vol 44, 1997, pp. 841-846.
- [16] K. K. Thornber, "Current Equations for Velocity Overshoot", *IEEE Electron Device Lett.*, Vol 3, 1982, pp. 69-71.