## Position detection with the use of MAGFETs

Kaulberg, Thomas; Bogason, Gudmundur

Published in:
Proceedings of the IEEE Instrumentation and Measurement Technology Conference

Link to article, DOI:
10.1109/IMTC.1995.515120

Publication date:
1995

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
Kaulberg, T., \& Bogason, G. (1995). Position detection with the use of MAGFETs. In Proceedings of the IEEE Instrumentation and Measurement Technology Conference (pp. 158-158). IEEE. DOI:
10.1109/IMTC. 1995.515120

## DTU Library

Technical Information Center of Denmark

## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal


# Position detection with the use of MAGFETs' 

Thomas Kaulberg and Gudmundur Bogason<br>Electronics Institute, Building 349<br>Technical University of Denmark, DK-2800 Lyngby, Denmark<br>Tel.: (+45) 459342 07, Fax: (+45) 428801 17, E-mail: thomas@ei.dtu.dk,gudme@ei.dtu.dk

January 30, 1995


#### Abstract

An angledetector with a digital output is described. The component is meant as an alternative to the traditional slide potentiometer used as volume control in many hearing aid applications. The component is based on the use of magnetic field sensitive MOSFET's (MAGFET's) detecting the position of a tiny bar magnet placed above a silicon chip. Because of the galvanic separation between the anglesetting bar magnet and the electrical circuit, this component is insensitive to the rather hostile environment hearing aids are exposed to. The lifetime of the component is thereby increased significantly. The electrical circuit contains a switched current A/D - D/A conversion system for offset compensating the MAGFET's and for converting the MAGFET signal currents into a digital output proportional to the input angle. It is implemented using a commercially available $1.5 \mu \mathrm{~m}$ CMOS process.


## I. Introduction

The volume control in hearing aid systems is often realized with a traditional slide potentiometer. Due to the hostile and humid environment in which it has to operate and the galvanic contact between the metal pointer and the carbon slide, the lifetime of the component is rather limited. One way of avoiding the galvanic contact is letting magnetic field sensitive transistors detect the position of a movable bar magnet as shown by Figure 1. An iron disk is placed beneath the chip to focus the magnetic field applied to the MAGFET's. The bar magnet can make a $2 \pi$ turn (there can be a physical stop to make only one turn possible) and two MAGFET's are used. One is placed at the angle $\theta=0$ and one is placed at the angle $\theta=\pi / 2$. On the assumption that the differential output current of a MAGFET is proportional to the magnetic flux through it [3], a possible Angle to Current-transfer function is showed in Figure 2. $I_{D, \mathrm{M} 1}$ and $I_{D, \mathrm{M} 2}$ are the differential output currents of the two MAGFET's M1 and M2. The exact transfer function is a rather complex function of the dimensions of the bar magnet, the placement of the MAGFET's and the chosen materials.
From Figure 2 it is clear that any angle position unambiguously can be detected. This paper describes a solution


Figure 1: The Angledetecting system
where the angle position is to be represented by a 7 bit digital number proportional to the input angle. The two most significant bits (MSB) can be determined by simply reading the signs of the two MAGFET currents. This will divide the input angle into four equally sized intervals which can be represented by the two most significant bits. The third MSB can be provided by comparing the two currents numerically, $\left|I_{D, \mathrm{M} 1}\right|>\left|I_{D, \mathrm{M} 2}\right|$. The four least significant bits can be generated by $\mathrm{A} / \mathrm{D}$ converting the numerically smallest current using the numerically largest, current as a reference. This is in effect a division expressed by Eq. (1).

$$
\begin{equation*}
4 \mathrm{LSB}=f_{\mathrm{dec}}\left(D_{3} \ldots D_{0}\right)=\frac{\min \left\{\left|I_{D, \mathrm{M} 1}\right|,\left|I_{D, \mathrm{M} 2}\right|\right\}}{\max \left\{\left|I_{D, \mathrm{M} 1}\right|,\left|I_{D, \mathrm{M} 2}\right|\right\}} \tag{1}
\end{equation*}
$$

The $f_{\text {dec }}$ function indicates that a decoding of the result is taking place. Simulations on the transfer function of the system indicate that an approximately linear Angle to digital output-transfer function is indeed achievable with a appropriate choice of dimensions and placement of the bar magnet and the MAGFET's and magnetic material. The simulations were based on the 'finite element' analysis method using the ANSYS program [1].


Figure 2: The MAGFET signal currents

## II. The MAGFET Transistor

A MAGFET is a MOSFET transistor with multiple drain terminals (typically 2 or 3 drains) [2] [3]. Due to the implementation (see Figure 3) of the MAGFET the differential drain current is dependent on the magnetic field applied to it.


Figure 3: MAGFET Layout
The dimensions, the biasing and the topology of the MAGFET will influence important values such as sensitivity to magnetic field, linearity, noise, offset errors and the use of power and area. Measurements and calculations concerning MAGFET characteristics can be found in [4]. In this specific project the MAGFET has been implemented using four two-drain MAGFET's in cascade as shown in Figure 4. The dimensions of each MAGFET is $W / L=62 \mu \mathrm{~m} / 62 \mu \mathrm{~m}$ and a common centroid structure has been used for the layout for lowering offset errors. The resulting MAGFET was found to have an approxi-


Figure 4: Cascade coupled MAGFET
mate transfer function given by Eq. (2).

$$
\begin{equation*}
I_{D 1}-I_{D 2}=0.32 \mathrm{~T}^{-1} I_{B} B_{z, M A G}(\theta)+I_{O F F} \tag{2}
\end{equation*}
$$

where $B_{z, M A G}(\theta)$ is the magnetic flux in the vertical direction at the MAGFET.
The bias current was set to $I_{B}=15 \mu \mathrm{~A}$ giving a maximum differential signal current of $\pm 1.2 \mu \mathrm{~A}$. The cascade coupled MAGFET uses $120 \mu \mathrm{~A}$ and the offset current $I_{O F F}$ is measured to be as high as $50 \%$ of the maximum output current. This is mainly due to variations on the threshold voltage $V_{T}$. This large offset current cannot be accepted. An offset compensation is nessesary to bring it to an acceptable level. For this purpose an 8 bit A/D - D/A system will be used. The same A/D - D/A system is also used to convert the position of the magnet to a digital number.

## III. The A/D - D/A System

The A/D - D/A system must be able to measure the offset error by an A/D conversion and make a permanent digital storage of the offset error. The stored offset error is then D/A converted and subtracted from the MAGFET current. The measuring and storing of the offset errors has to be done without any magnetic field applied to the MAGFET, i.e. before the bar magnet is placed on the top of the chip. The D/A conversion and the subtraction of the stored error from the MAGFET current must be carried out before any processing on the MAGFET currents can take place. It was decided to use the succesive approximation method for A/D conversion because this conversion is based on a D/A converter (DAC). By using the same DAC in both the A/D and the D/A conversion undesired nonlinearities in the $\mathrm{D} / \mathrm{A}$ transfer function will cancel out. This will be explained in more detail in the next section. Also it is an efficient solution in terms of minimizing area.
For this purpose a serial DAC, which generates the MSB first and the LSB last, has been developed. The advantage


Figure 5: The AD/DA system
of this solution, compared to a traditional parallel DAC, is less use of area and no use of a succesive approximation register. The D/A converter has been realized with the use of switched current (SI) technique and is described in detail in [4]. A block diagram of the entire system is shown in Figure 5. The system is controlled by a finite state machine realized with a PLA. It works in two different modes. In Mode 1 the two offset currents are measured (A/D converted) and stored digitally. In Mode 2 the stored error signals are D/A converted and subtracted from the MAGFET currents and the position of the bar magnet is determined from the two offset compensated MAGFET currents using the same A/D conversion system. The sequences are shown schematically below.

Mode 1 : Storage of offset errors (No magnetic field applied)

1. 8 bit A/D conversion of $I_{\mathrm{M} 1, \mathrm{OFF}}$
2. Storage of $I_{\mathrm{M} 1, \mathrm{OFF}}$
3. 8 bit A/D conversion of $I_{\mathrm{M} 2, \mathrm{OFF}}$

## 4. Storage of $I_{\mathrm{M} 2, \mathrm{OFF}}$

Mode 2 : Position detection (Magnetic field applied)

1. 8 bit $\mathrm{D} / \mathrm{A}$ conversion of $I_{\mathrm{M} 1, \mathrm{OFF}}$ $I_{\mathrm{M} 1, \mathrm{SIGNAL}}=I_{\mathrm{M} 1}-I_{\mathrm{M} 1, \mathrm{OFF}}$
2. 8 bit D/A conversion of $I_{\mathrm{M} 2, \mathrm{OFF}}$
$I_{\mathrm{M} 2, \mathrm{SIGNAL}}=I_{\mathrm{M} 2}-I_{\mathrm{M} 2, \mathrm{OFF}}$
3. $\left.\begin{array}{l}I_{\mathrm{M} 1, \text { SIGNAL }}>0 ? \\ I_{\mathrm{M} 2, \text { SIGNAL }}>0 ? \\ \left|I_{\mathrm{M} 1, \text { SIGNAL }}\right|>\left|I_{\mathrm{M} 2 \text {,SIGNAL }}\right| ?\end{array}\right\} \Rightarrow 3 \mathrm{MSB}$
4. 4 bit A/D conversion : $\frac{\min \left\{\left|I_{D, \mathrm{M} 1}\right|,\left|I_{D, \mathrm{M} 2}\right|\right\}}{\max \left\{\left|I_{D, \mathrm{M} 1}\right|,\left|I_{D, \mathrm{M} 2}\right|\right\}} \Rightarrow$ 4 LSB
$A / D$ conversion : The A/D conversion of Mode 1 utilizes all of the building blocks of Figure 5. The staircase generator is generating a sequence of exponentially decaying current pulses, i.e MSB followed by 2.MSB etc. ending with LSB. When the output is MSB the output of the accumulator (MSB as well) is subtracted from the MAGFET current which is to be measured and the sign of the resulting current appears at the output of the comparator. This sign signal is both shifted into the shift register and passed to the control unit. Depending on the sign the control unit decides whether the accumulator should accumulate the output from the staircase generator (sign is positive) or not (sign is negative). The same scheme now is repeated for 2.MSB and so on, and the staircase outputs are only accumulated when the output of the comparator is positive. The digital number representing the offset error is now stored in the shift register and is ready for D/A conversion of Mode 2.
$D / A$ conversion : In this mode the operation of the staircase generator and the accumulator is the same but the comparator is not used. Instead the digitally stored offset current is now shifted out from the shift register, into the control unit (FSM), to control the accumulation of the
current pulses from the staircase generator.
The resulting output of the accumulator is subtracted from the uncompensated MAGFET current and stored in a current copier.
The compensating subtraction and inversion of current signals are carried out with the use of the basic building blocks of the switched current circuitry, the current copiers [5]. The current-copiers used in this system are designed as shown in Figure 6.
Because of the large current consumption of the MAGFET, a current copier is used to sample and hold the MAGFET current. The MAGFET now only has to be turned on for one clock cycle for measuring the MAGFET current. The operating clock frequency for the switched current system is 25 kHz . An angledetection has to be done at every 100 ms meaning that the turn on dutycycle for the MAGFET is less than $0.1 \%$. The total process of Mode 2 is carried out in 32 clock cycles making the turn on dutycycle for the entire circuit (including all digital operations) less than $2 \%$.


Figure 6: The current copier

## IV. Limitations in the A/D and D/A System

The accuracy of the $A / D-D / A$ system is set by the accuracy of the serial D/A conversion. The serial D/A converter is built from the staircase generator and the accumulator. Therefore the accuracy of the overall system is determined by the accuracy of the staircase generator and the accumulator. The staircase generator produces some exponentially decaying current pulses: $I_{\text {stair }}=$ $I_{\text {ref }} \cdot\left(a, a^{2}, a^{3}, \ldots\right)$, which are sent to the accumulator. Ideally we would like to have $a=0.5$. The accumulator accumulates the current pulses arriving from the staircase generator, controlled by the FSM. Unfortunately, the accumulator is not ideal and will therefore lose some of its contents for every clock cycle. To predict the effect of this, we can model the accumulator as a linear
system having an impulse response sequence given by: $h_{a c c}=\left(b, b^{2}, b^{3}, \ldots\right)$. An ideal accumulator would have $b=1$, but in our case we have $b$ slightly less than one. The contents of the accumulator, while performing an A/D or D/A conversion, can now be treated as the convolution of the output sequence of the staircase generator with the impulse response sequence of the accumulator.
After $n$ clock cycles the contents of the accumulator will therefore be given by:

$$
\begin{equation*}
I_{a c c}=k \cdot I_{r e f} \cdot\left(\mathrm{D} 1+\mathrm{D} 2 \cdot c+\cdots \mathrm{D} n \cdot c^{n-1}\right) \tag{3}
\end{equation*}
$$

In the ideal case we would like to have $c=0.5$, because it would result in a linear conversion. But because of the errors in the staircase generator and in the accumulator this will not be the case. To see how variations in $c$ will influence the linearity of the D/A converter we will make use of Figures 7 and 8. These two figures show the linearity of the D/A converter around changes in the MSB, where the errors are largest. The error when the MSB changes, i.e. a change from ( $0111 \ldots 1$ ) to ( $1000 \ldots 0$ ), is given by:

$$
\begin{equation*}
\delta=1-\left(c+c^{2}+\cdots+c^{n-1}\right)=1-c \frac{1-c^{n-1}}{1-c} \tag{4}
\end{equation*}
$$



Figure 7: Linearity of D/A around MSB, with $c=0.49$
First we will look at Figure 7 where we have $c<0.5$. Let us now assume that we want to make an A/D conversion of a signal current which is slightly less than MSB. Because of the succesive approximation algorithm the MSB will not be used and we will end up representing the signal by the sequence $(\mathrm{MSB} \ldots \mathrm{LSB})=(0111 \ldots 1)$. Therefore the error between the A/D converted and the D/A converted signal can be as large as $\delta$. Let us now look at Figure 8 where we have $c>0.5$. And let us again assume that we want to make an A/D conversion of a signal current


Figure 8: Linearity of D/A around MSB, with $c=0.52$
which is somewhere inside the range of $\delta$. Now, because of the succesive approximation algorithm the MSB will be maintained and some of the less significant bits will be added to approximate the signal current. Therefore the maximum error between the $A / D$ converted and the $\mathrm{D} / \mathrm{A}$ converted signal will be only $1 \mathrm{LSB}\left(\simeq c^{n}\right)$. If we consider all the error sources in the staircase generator and in the accumulator the relative accuracy of $c$ will be around $1 \%-2 \%$. If we want to represent the signal current by 9 bits and if we allow the error between the $A / D$ and D/A converted signal current to be less than 2 LSB (this is equal to an accuracy of 8 bits) $c$ should be in the range $0.499<c<0.545$. Because of this we chose $c=0.52$ ensuring that it will always be possible to perform a fairly accurate conversion of the signal current even when $c$ should be $2 \%$ less than expected i.e. $c=0.51$. We have implemented the choice of $c=0.52$, by letting the staircase generator generate current pulses with $a=0.52$. The dynamic range for our $\mathrm{A} / \mathrm{D}-\mathrm{D} / \mathrm{A}$ conversion system, defined as the largest signal current divided by the smallest signal current, is given by:

$$
\begin{equation*}
\mathrm{DR}=\frac{I_{\max }}{I_{\min }}=\frac{1+c^{2}+\cdots+c^{n-1}}{c^{n-1}}=\frac{1-c^{-n}}{1-c^{-1}} \tag{5}
\end{equation*}
$$

In our case with $c=0.52$ we get $\mathrm{DR}=388.6$ which equals 8.6 bit.

## V. Experimental Results

The circuit has been laid out in an industry standard $1.5 \mu \mathrm{~m}$ CMOS process. The chip size is $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ and the circuitry uses approximately $60 \%$ of this area. The reason for the chip size being this big is that it should fit to the bar magnet, which for practicly reasons could not be made smaller. The dimensions of the bar magnet are $0.5 \mathrm{~mm} \times 0.65 \mathrm{~mm} \times 2 \mathrm{~mm}$ (HWL). The MAGFET will be exposed to a magnetic field in the range of $\pm 0.25 \mathrm{~T}$.

All the described operations of the $\mathrm{A} / \mathrm{D}-\mathrm{D} / \mathrm{A}$ syste and of the MAGFET's have been tested. Measuremen show that the system can operate with supply voltag: down to 2.3 V . The current consumption of the switche current A/D - D/A conversion system is $38.5 \mu \mathrm{~A}$ and ear MAGFET uses $120 \mu \mathrm{~A}$. However, because of the smi turn on duty-cycle the average current consumption is : low as $1.5 \mu \mathrm{~A}$. The peak current, i.e. when the SI syste and one of the MAGFET's are active at the same tim is close to $160 \mu \mathrm{~A}$. The system operates correctly with the clock frequency range of 5 Hz to 25 kHz .

## VI. Cor:clusion

An angledetector with 7 bit digitally output has been $d$ scribed. It is ment as an alternative to the tradition slide potentiometer used as volume control in many hea ing aids systems. Because of the absence of galvanic co tact between the anglesetting device and the electric circuitry the component is expected to increase lifetin of the component significantly. The average current co sumption of the component is approximately $1.5 \mu \mathrm{~A}$. T : peak current is approximately $160 \mu \mathrm{~A}$. It works with supply voltage down to 2.3 V and operates with clock fi quencies in the range of 5 Hz to 25 kHz .

## Acknowledgment

The project has been carried out in cooperation with M crotronic A/S, Roskilde, Denmark. We would also li to thank Ole Hansen who introduced the idea of usi magnets and MAGFET's for position detection.

## REFERENCES

[1] Leutenberger, P. and Andersen, H.K., "Dimensior ring af blødtjernsplade samt magnet til MAGFF positionsangiver", (In Danish), Published by DI ET, Denmark, May 1993
[2] Mathieu, N., Giordano, P. and Chovet, A., ' MAGFETs optimized for sensitivity and noise prc erties", Sensors and Actuators A, Vol. 32, pp. 65 660, 1992
[3] Zheng, X. and Wu, S., "General characteristics a current output mode of a MOS magnetic field st sor", Sensors and Actuators A, Vol. 28, pp. 1-5, 1C
[4] Kaulberg, T., "An Angledetector based on magne sensing", Published by Electronics Institute, DT Denmark, April 1994
[5] Toumazou, C., Hughes, J.B. and Battersby, N (Editors), SWITCHED-CURRENT - an analos technique for digital technology, Peter Peregrit Ltd., 1993

