Instantaneous Conduction and Switching Losses in Two-level Voltage Source Inverters

Mahdi Fakharmanesh[†] School of Industrial and Information Engineering Politecnico di Milano mahdi.fakharmanesh@mail.polimi.it Christoph M. Hackl[†] Munich School of Engineering Lichtenbergstrae 4a 85748 Garching, Germany christoph.hackl@tum.de Roberto Perini[†] Dipartimento di Energia Politecnico di Milano Via La Masa 34, 20156 Milano roberto.perini@polimi.it

[†] The authors are in alphabetical order and contributed equally to the paper.

Abstract—A mathematical model is derived which allows to compute instantaneously the conduction and switching losses in two-level voltage source inverters (2L-VSIs) regardless of the employed modulation scheme. The model is based on the use of switching vectors applied to the considered VSI, taking into account the instantaneous conduction and switching losses of the semiconductor devices. The advantages of this method are, (i) it can be extended to any type of VSI and any modulation scheme, (ii) it can be applied to analyze the power losses of VSIs during any desired period, and (iii) it can be easily implemented in any kind of the simulation software (e.g. Matlab/Simulink).

Index Terms—Power Diode, Power IGBT, Conduction Losses, Switching Losses, Model of 2L-VSIs, Instantaneous Losses of Semiconductor Devices.

NOTATION

 \mathbb{N}, \mathbb{R} : natural, real numbers. $\boldsymbol{x} := (x_1, \ldots, x_n)^\top \in \mathbb{R}^n$: column vector (bold small letter), $n \in \mathbb{N}$ where " $^\top$ " and ":=" mean "transposed" (interchanging rows and columns of a matrix or vector) and "is defined as", resp., $\boldsymbol{0}_n \in \mathbb{R}^n$: zero vector. $\boldsymbol{x}^\top \boldsymbol{y} := x_1 y_1 + \cdots + x_n y_n$: scalar product of the vectors \boldsymbol{x} and $\boldsymbol{y} := (y_1, \ldots, y_n)^\top$. $\boldsymbol{A} \in \mathbb{R}^{n \times n}$: (square) matrix with n rows and columns (bold capital letter).

I. INTRODUCTION

The total power losses of semiconductor devices are divided into conduction and switching losses. The former can be obtained based on the voltage-over-current (v-i) characteristic of the semiconductor devices and the latter can be calculated by using the switching energy losses given in the data sheet. Many efforts have been done to compute power losses of voltage source inverters. One common method to find the power losses in VSIs has been presented in [1], [2]. This method is based on the key assumptions that the conduction losses in semiconductor devices are a function of the current(s) passing through the semiconductor devices, the time duration when the semiconductor is on or the duty cycle, the PWM modulation scheme and its modulation index, and the load power factor. Therefore, this method is suitable to calculate the average power losses of semiconductor devices in 2L-VSIs for a given (e.g. PWM) modulation scheme, but it can not be applied to other modulation schemes. The major obstacle is to find the duty cycle, because it depends on the implemented

modulation schemes and the type of the employed voltage source inverter [3], [6]. Moreover, it is difficult or even impossible to propose a method to find the duty cycle for more sophisticated (e.g. flat-top) modulation schemes. A method which is independent of the duty cycle for a 2L-VSI has been reported in [7]. With this method, the phase voltage waveform is decomposed into square waves and its summation of the square waves with rising edge angle α_k . Therefore, the conduction power losses are a function of the current passing through the semiconductors, the load power factor and the rising edge angle α_k of the voltage square waves. This approach is independent of the employed modulation scheme and duty cycle, but the detection of the rising edge angle α_k of the occurring square waves is rather complicated. Another method is based on actual measurements of the semiconductor losses [8]. To do so, a clamped inductive load test is suggested to measure the switching power losses while a boost converter is used to measure the conduction losses in this converter topology. In contrast to the above mentioned approaches, we propose a simple method which allows an instantaneous computation of the power losses of the semiconductor devices in any VSIs topology. In this paper, we present the approach for a 2L-VSI. The power losses are obtained by using the actual switching vector $\mathbf{s}^{abc}(t) := (s^{a}(t), s^{b}(t), s^{c}(t))^{\top} \in \{0, 1\}^{3}$ (with individual switching signal $s^{x}(t) \in \{0,1\}$ per phase $x \in \{a, b, c\}$) and the direction (positive or negative) of the actual phase currents $\mathbf{i}^{abc}(t) = (i^a(t), i^b(t), i^c(t))^\top \in \mathbb{R}^3$ (with individual current $i^{x}(t)$ of phase $x \in \{a, b, c\}$). For those switching signals $s^{x}(t) = 1$ which are one, the *conduction* losses are dissipated in the respective semiconductor device (and the free-wheeling diodes) which are "on" (during the interlock delay time). The switching losses can be computed by considering the transition of the switching signal $s^{x}(t)$ from one to zero (and vice versa) and the direction of phase current $i^{x}(t)$. Combining both ideas gives a method which allows to instantaneously compute the overall power losses in VSIs independently of modulation scheme and topology.

The paper is organized as follows: Section II introduces the mathematical model of the considered 2L-VSI. Section III proposes the mathematical models of the power losses of the semiconductor devices in 2L-VSIs based on the switching



Fig. 1: *Electrical circuit of 2L-VSI with (virtually) split DC-link, IGBTs and free-wheeling diodes.*

vector. Section IV illustrates the method for a grid-connected 2L-VSI with *LCL*-filter and *RL*-load by simulation results.

II. MODEL OF TWO-LEVEL VOLTAGE SOURCE INVERTERS

A mathematical model of the inverter must be established based on the actual switching vector $s^{abc}(t) = (s^a(t), s^b(t), s^c(t))^{\top}$ and DC-link voltage $u_{dc}(t)$. As depicted in Fig. 1, the switching value $s^x(t)$ and its negated value $\overline{s}^x(t) = 1 - s^x(t)$ (where $x \in \{a, b, c\}$) lead to the inverter leg voltage vector [11, Cha. 14]

$$\boldsymbol{u}_{\mathrm{m}}^{abc}(t) = \begin{pmatrix} u_{\mathrm{m}}^{a}(t) \\ u_{\mathrm{m}}^{b}(t) \\ u_{\mathrm{m}}^{c}(t) \end{pmatrix} = u_{\mathrm{dc}}(t) \left(\boldsymbol{s}^{abc}(t) - \frac{1}{2} \mathbf{1}_{3} \right) \in \{ \pm \frac{u_{\mathrm{dc}}(t)}{2} \}^{3},$$

where $\mathbf{1}_3 := (1, 1, 1)^\top$ is the unity vector. The output (symmetric) phase voltages $\boldsymbol{u}^{abc}(t)$ depend on the DC-link voltage and the switching vector as follows (see [10] or [11, Cha. 14])

$$\boldsymbol{u}^{abc}(t) = \begin{pmatrix} u^{a}(t) \\ u^{b}(t) \\ u^{c}(t) \end{pmatrix} = \frac{u_{dc}(t)}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \boldsymbol{s}^{abc}(t).$$
(1)

Via the terminals U, V, and W, the voltages are applied to a connected load and lead to the phase currents $i^{abc}(t) := (i^a(t), i^b(t), i^c(t))^{\top}$.

III. INSTANTANEOUS POWER LOSSES IN 2L-VSIS

The conduction losses in a 2L-VSI are caused by the turn-on resistance of the semiconductor devices while the switching losses are due to the commutation between the different switching states of the converter. The distribution and localization of the switching and conduction losses for 2L-VSIs are summarized in Tab. I and Tab. II, respectively.

A. Conduction losses

The vectors for the *conduction losses* (*cl*) of an IGBT and a diode are respectively given by

$$\boldsymbol{p}_{\rm cl,igbt}^{abc}(t) = \begin{pmatrix} R_{\rm d,igbt} i^a(t)^2 + U_{\rm th,igbt} |i^a(t)| \\ R_{\rm d,igbt} i^b(t)^2 + U_{\rm th,igbt} |i^b(t)| \\ R_{\rm d,igbt} i^c(t)^2 + U_{\rm th,igbt} |i^c(t)| \end{pmatrix}, \qquad (2)$$

and

$$\boldsymbol{p}_{\text{cl,diode}}^{abc}(t) = \begin{pmatrix} R_{\text{d,diode}} i^{a}(t)^{2} + U_{\text{th,diode}} |i^{a}(t)| \\ R_{\text{d,diode}} i^{b}(t)^{2} + U_{\text{th,diode}} |i^{b}(t)| \\ R_{\text{d,diode}} i^{c}(t)^{2} + U_{\text{th,diode}} |i^{c}(t)| \end{pmatrix}, \quad (3)$$

TABLE I: Conduction losses (CL) in 2L-VSI. Conduction losses in the diodes are only during the interlock delay time (k is the generic discrete time).

$s^x[k]$	upper IGBT ^x	lower IGBT ^x	upper Diode ^x	lower Diode ^x		
$i^x[k] \ge 0, x \in \{a, b, c\}$						
1	CL	-	-	-		
0	-	-	-	CL		
$i^{x}[k] < 0, x \in \{a, b, c\}$						
1	-	-	CL	-		
0	-	CL	-	-		

TABLE II: "Turn-on" and "turn-off" switching losses (SW-ON & SW-OFF) of IGBTs and reverse recovery losses (RR) of diodes in 2L-VSI (k is the generic discrete time).

$s^{x}[k-1]$	$s^{x}[k]$	up. IGBT ^x	low. IGBT x	up. Diode x	low. Diode x	
$i^{x}[k] > 0, x \in \{a, b, c\}$						
0	1	SW-ON	-	-	SW-OFF	
1	0	SW-OFF	-	-	-	
$i^x[k] < 0, x \in \{a, b, c\}$						
1	0	-	SW-ON	SW-OFF	-	
0	1	-	SW-OFF	-	-	

where $R_{d,igbt}$ and $R_{d,diode}$ (in Ω) are the dynamic resistances, and $U_{th,igbt}$ and $U_{th,diode}$ (in V) are the threshold voltages of diode and IGBT, respectively. These parameters are usually available from the data sheet of the semiconductor(s). Note that the phase currents $i^x(t)$, $x \in \{a, b, c\}$ are approximately equal to the collector currents passing through the respective IGBTs (when turned on). Tab. I summarizes the location of the conduction losses in the 2L-VSI depending on the actual switching vector and phase current direction. To detect the direction of the phase currents, the Heaviside function and d(t) are introduced as follows

$$h(x) := \begin{cases} 1, & x \ge 0\\ 0, & x < 0 \end{cases} \text{ and } d(t) := \begin{pmatrix} h(i^a(t))\\ h(i^b(t))\\ h(i^c(t)) \end{pmatrix}.$$
(4)

Then, with the switching matrix

$$\boldsymbol{S}^{abc}(t) := \begin{bmatrix} s^{a}(t) & 0 & 0\\ 0 & s^{b}(t) & 0\\ 0 & 0 & s^{c}(t) \end{bmatrix},$$
(5)

the *instantaneous conduction losses* $p_{cl,2l-vsi}^{abc}$ (in W) of a 2L-VSI at a discrete time instant¹ k are given by

$$p_{cl,2l-vsi}^{abc}[k] = p_{cl,2l-vsi}^{abc}[k]^{\top} \begin{bmatrix} \mathbf{S}^{abc}[k] \mathbf{d}[k] \\ s^{x}[k] = 1 \text{ and } i^{x}[k] > 0 \end{bmatrix} + \underbrace{\left(\mathbf{I}_{3} - \mathbf{S}^{abc}[k]\right)\left(\mathbf{1}_{3} - \mathbf{d}[k]\right)}_{s^{x}[k] = 0 \text{ and } i^{x}[k] < 0} \\ + p_{cl,diode}^{abc}[k]^{\top} \begin{bmatrix} \mathbf{S}^{abc}[k]\left(\mathbf{1}_{3} - \mathbf{d}[k]\right) \\ s^{x}[k] = 1 \text{ and } i^{x}[k] < 0 \end{bmatrix} + \underbrace{\left(\mathbf{I}_{3} - \mathbf{S}^{abc}[k]\right)\mathbf{d}[k]}_{s^{x}[k] = 1 \text{ and } i^{x}[k] < 0} \end{bmatrix}.$$
(6)

¹Note that a discrete time instant $k \in \mathbb{N}$ approximates the actual time instant $t \approx k \cdot T_{\rm s}$ with a multiple of the sampling time $T_{\rm s}$.

where $I_3 := \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$ and $p_{cl,igbt}^{abc}[k]$ and $p_{cl,diode}^{abc}[k]$ are the instantaneous loss vectors as in (2) and (3), respectively.

In the following, the formula (6) is explained in more detail. The four terms on the right-hand side in (6) describe the conduction losses in the IGBTs and the diodes, respectively; depending on the actual switching state $s^{x}(t)$ and the current direction (sign of) $i^{x}(t)$ for $x \in \{a, b, c\}$. At a given time t = k, assume that the upper switch of leg $x \in \{a, b, c\}$ is turned on, then $s^{x}[k] = 1$. Hence, the corresponding entry in $\boldsymbol{S}^{abc}[k]$ and $(\boldsymbol{I}_3 - \boldsymbol{S}^{abc}[k])$ equal one and zero, respectively. The latter explains why the second and fourth term of the vectors on the right-hand side in (6) equal zero and vanish (independently of the current direction). If the current in phase/leg $x \in \{a, b, c\}$ is positive, i.e. $i^{x}[k] > 0$, it flows through the upper controllable switch (recall Tab. I). Hence, $h(i^{x}[k]) = 1$ and the corresponding row of d[k] equals one. This explains the first term on the right-hand side of (6). If the leg current is negative, i.e. $i^{x}[k] < 0$, it flows through the upper free-wheeling diode and $h(i^{x}[k]) = 0$. The corresponding row of d[k] equals zero and of $(\mathbf{1}_3 - d[k])$ equals one. This explains the third term on the right-hand side in (6). The same reasoning can be applied when the lower switch of leg x is turned on. Then, $s^{x}[k] = 0$ (or $\overline{s}^{x}[k] = 1 - s^{x}[k] = 1$). The corresponding terms of $S^{abc}[k]$ and $(I_{3} - S^{abc}[k])$ equal zero and one, respectively. Again, the first and third terms on the right-hand side of (6) vanish (independently of the current direction). If the leg current is negative, i.e. $i^{x}[k] < 0$, it flows through the lower controllable switch (recall Tab. I) and $h(i^{x}[k]) = 0$. The corresponding row of $(\mathbf{1}_{3} - \boldsymbol{d}[k])$ is one. If the leg current is positive, i.e. $i^{x}[k] > 0$, it flows through the lower free-wheeling diode and $h(i^{x}[k]) = 1$. Hence, the corresponding row of d[k] equals one.

B. Switching losses

The switching losses (sw) can be calculated from Tab. II. From Tab. II, it should be observed that when a controllable switch turns on the opposite free-wheeling diode turns off and in both of them there are losses (switch-on and reverse recovery, respectively). The vectors of the turn-on and turnoff switching losses (sw-on & sw-off) of the IGBT and the reverse recovery losses (rr) of the diode are given by [9]

$$\boldsymbol{p}_{\text{sw-y,igbt}}^{abc}(t) = \frac{f_{\text{sw}} E_{\text{sw-y}}}{I_{\text{c-ds}}} \left(\frac{U_{\text{ce}}}{U_{\text{ce-ds}}}\right)^{1.49} \begin{pmatrix} |i^a(t)|\\|i^b(t)|\\|i^c(t)| \end{pmatrix}, \quad (7)$$

and

$$\boldsymbol{p}_{\rm rr,diode}^{abc}(t) = f_{\rm sw} \frac{U_{\rm r} Q_{\rm rr}}{4\sqrt{I_{\rm f-ds}}} \left(\frac{U_{\rm r}}{U_{\rm r-ds}}\right)^{0.6} \begin{pmatrix} \sqrt{|i^a(t)|}\\ \sqrt{|i^b(t)|}\\ \sqrt{|i^c(t)|} \end{pmatrix}, \quad (8)$$

where $f_{\rm sw}$ (in Hz) is the switching frequency, $E_{\rm sw-y}$ (in J) is the switching energy loss at the rated current $I_{\rm c-ds}$ (in A) and rated voltage $U_{\rm ce-ds}$ (in V), respectively, $U_{\rm ce}$ (in V) is the reverse voltage across the IGBT (when turned off). $I_{\rm f-ds}$ (in A) and $U_{\rm r-ds}$ (in V) are the forward current and the voltage for

a specified reverse recovery charges $Q_{\rm rr}$ (in C), and $U_{\rm r}$ (in V) is the reverse voltage across the diode (when not conducting). All these parameters are usually given in the data sheet. Note that (7) describes the turn-on switching losses if y = on and the turn-off switching losses if y = off.

To obtain the overall switching losses, the preceding and the actual (discrete) time instant k-1 and k are considered to determine when a change in the switching vector occurs (recall also Tab. II). Then, the directions of the phase currents $i^{abc}[k]$ are used to find which semiconductor device is dissipating power due to switching. The *instantaneous switching losses* $p^{abc}_{sw,2l-vsi}$ (in W) of a 2L-VSI at time instant k are given by

$$p_{\rm sw,2l-vsi}^{abc}[k] = \left(p_{\rm rr,diode}^{abc}[k] + p_{\rm sw-on,igbt}^{abc}[k] \right)^{\top} \left(\underbrace{(I_3 - S^{abc}[k-1])S^{abc}[k]d[k]}_{s^x[k-1] = 0 \text{ and } s^x[k] = 1 \text{ and } i^x[k] > 0.} \\ + \underbrace{S^{abc}[k-1](I_3 - S^{abc}[k])(1_3 - d[k])}_{s^x[k-1] = 1 \text{ and } s^x[k] = 0 \text{ and } i^x[k] < 0.} \right) + \\ \underbrace{S^{abc}[k-1](k]^{\top} \left(\underbrace{S^{abc}[k-1](I_3 - S^{abc}[k])d[k]}_{s^x[k-1] = 1 \text{ and } s^x[k] = 0 \text{ and } i^x[k] > 0.} \\ + \underbrace{(I_3 - S^{abc}[k-1])S^{abc}[k](1_3 - d[k])}_{s^x[k-1] = 0 \text{ and } s^x[k] = 1 \text{ and } i^x[k] < 0.} \right).$$
(9)

(9) describes the turn-on and turn-off switching losses and reverse-recovery losses of a 2L-VSI depending on preceding $s^{x}[k-1]$ and actual $s^{x}[k]$ switching state and actual current direction $h(i^{x}[k])$ of each phase $x \in \{a, b, c\}$. To explain the model (9) in more detail, assume that, at the preceding discrete time instant k-1, the upper switch of leg x ($x \in \{a, b, c\}$) is turned off and that it is turned on at the following time instant k. Then, $s^{x}[k-1] = 0$ and $s^{x}[k] = 1$ (recall first line of Tab. II). Hence, the corresponding terms $S^{abc}[k-1]$ and $(I_3 S^{abc}[k-1]$) equal zero and one, respectively. Analogously, the corresponding terms in $S^{abc}[k]$ and $(I_3 - S^{abc}[k-1])$ equal one and zero, respectively. If the current of leg/phase x is positive, i.e. $i^{x}[k] > 0$, it passes from the lower diode (at time (k-1) to the upper controllable switch (at time k). Therefore, $h(i^{x}[k]) = 1$ and the corresponding row of d[k] equals one. This explains the first term on the right-hand side of (9). It can be seen that all the other terms on the right-hand side of (9) equal zero and vanish; either because of $(\mathbf{1}_3 - \boldsymbol{d}[k]) = 0$ (second and fourth term) or $(I_3 - S^{abc}[k-1]) = 0$ (third term). A similar argument holds true for the other terms if the lower controllable switch is turned on and/or the current direction is negative. To sum up: The first term in (9) corresponds to the first line of Tab. II, the second term in (9) to the third line of Tab. II, the third term in (9) to the second line of Tab.II and the fourth term in (9) to the fourth line of Tab. II.

C. Summary

To conclude this section: Equations (6) and (9) are mathematical models of the *instantaneous* conduction and switching losses of a 2L-VSI. The models depend on (i) *known* electrical parameters of the power electronic devices (e.g. extracted from data sheets; recall (2), (3), (7) and (8)), (ii) the preceding and the actual switching state, i.e. $s^{abc}[k-1]$ and $s^{abc}[k]$, and (iii) the actual directions and magnitudes of the phase currents $i^{abc}[k]$. Both equations can easily be implemented in any numerical simulation software and allow to calculate the *instantaneous* (and, clearly, *average*) power losses of 2L-VSIs.

IV. SIMULATION RESULTS

In this section, the computation of the instantaneous conduction and switching losses with the help of the proposed models (6) and (9) is illustrated, respectively. To do so, the grid-connected two-level voltage source inverter (2L-VSI) shown in Fig. 2 with the parameters collected in Tab. III is implemented in Matlab/Simulink. The system consists of the 2L-VSI model (1), an LCL-filter, an RL-filer and an ideal grid (with resistive-inductive behavior). Details of the dynamical models of the filters and the grid are omitted here due to space limitations but can be found in [10], [12].

At first, the proposed computation of the losses with (6) and (9) is compared to the averaging method presented in [1]. Therefore, the average power losses must be calculated. To do so, assume that there are $N_{\rm s} = T_{\rm p} f_{\rm sw} \in \mathbb{N}$ samples of the computed conduction and switching losses over one period $T_{\rm p}$ (in s) of the inverter output waveform with switching frequency $f_{\rm sw}$; then, the average conduction and switching losses can be computed, respectively, as follows

$$P_{\rm cl,2l-vsi}^{\rm ave} = \frac{\sum_{k=1}^{N_s} p_{\rm cl,2l-vsi}^{abc}[k]}{N_{\rm s}}$$
(10)

and

$$P_{\rm sw,2l-vsi}^{\rm ave} = \frac{\sum_{k=1}^{N_s} p_{\rm sw,2l-vsi}^{abc}[k]}{N_s},$$
 (11)

where $p_{\rm cl,2l-vsi}^{abc}[k]$ and $p_{\rm sw,2l-vsi}^{abc}[k]$ are as in (6) and (9), respectively.

In Tab. IV, the simulated results for (10) and (11) are summarized and compared with averaging computation methods from [1] for different load power factors φ between -60° and 60° . All results were obtained considering the exact identical conditions. Since the currents through the semiconductor devices change for varying load power factors, the conduction and switching losses will also change. The comparison in



Fig. 2: Model of the 2L-VSI connected to the resistive-inductive grid and RL-load via LCL-filter.

TABLE III: Simulation data for system shown in Fig. 2

Component	values
LCL-filter	$L_{f1}^{a,b,c} = 6.2 \mathrm{mH}, C_f^{a,b,c} = 2.2 \mathrm{\mu F}$
	and $L_{f2}^{a,b,c} = 1 \mathrm{mH}$
Grid	$\hat{u}_0^{a,b,c} = 220 \mathrm{V}, R_G^{a,b,c} = 0.1 \Omega,$
	$L_G^{a,b,c} = 0.05 \mathrm{mH}$ and $f_0 = 50 \mathrm{Hz}$
RL-load	$R_L^{a,b,c} = 6.5 \Omega$ and $L_L^{a,b,c} = 60 \mathrm{mH}$
	with load power factor $-\frac{\pi}{3} < \varphi < \frac{\pi}{3}$
2L-VSI	$u_{\rm dc} = 560 \mathrm{V}, I_{\rm rated} = 40 \mathrm{A}$ and
	$f_{\rm sw} \in [1, 20] \rm kHz$
Diode	$R_{\rm d,diode} = 7.7 \cdot 10^{-3} \Omega, U_{\rm th,diode} = 0.9 \mathrm{V},$
	$U_{\rm r} = 560 {\rm V}, Q_{\rm rr} = 0.75 \cdot 10^{-6} {\rm As},$
	$I_{\rm f-ds}=30{\rm A},U_{\rm r}=560{\rm V}$, $U_{\rm r-ds}=400{\rm V}$
IGBT	$R_{\rm d,igbt} = 12.5 \cdot 10^{-3} \Omega, U_{\rm th,igbt} = 0.8 \mathrm{V},$
(IKW50N60DTP)	$U_{\rm ce} = 400 \mathrm{V}, U_{\rm ce-ds} = 600 \mathrm{V}, I_{\rm c-ds} = 50 \mathrm{A},$
	$E_{\rm sw-on} = 0.85 \mathrm{mJ}$ and $E_{\rm sw-off} = 2.38 \mathrm{mJ}$

TABLE IV: Comparison of computation as in [1] and proposed computation for sinusoidal PWM modulation and different power factors φ .

	proposed c	computation	computation as in [1]	
φ	$P_{cl,2l-vsi}^{ave}$	$P_{sw,2l-vsi}^{ave}$	$P_{cl,2l-vsi}^{ave}$	$P_{sw,2l-vsi}^{ave}$
60°	89.47	57.87	87.11	59.90
30°	90.65	58.44	88.20	60.50
0°	91.08	58.59	88.49	60.67
-30°	91.08	58.60	88.50	60.67
-60°	90.65	58.44	88.20	60.50

Tab. IV highlights the almost identical results of the averaging method from [1] and the proposed method in this paper.

Next, in Fig. 3, the *instantaneous* conduction and switching losses are illustrated for varying switching frequencies (while the other parameters are kept constant). Note that the conduction losses do not change significantly and have almost identical average values, while the switching losses clearly increase with increasing switching frequencies.

Another interesting feature of the loss models (6) and (9) is that the loss computation does not rely on the other system (such as LCL, RL or grid) parameters. The loss models in (6) and (9) only depend on the preceding and actual switching vector $s^{abc}[k-1]$ and $s^{abc}[k]$ and the actual phase current vector $i^{abc}[k]$. Fig. 4 shows how the power losses change for varying modulation indices M_{ind} . Clearly, both conduction and switching losses increase for increasing modulation indices M_{ind} (since the current magnitudes increase).

Finally, Fig. 5 highlights another advantage of the proposed loss computation: The loss models (6) and (9) can be used for *any* modulation scheme. Fig. 5 shows the conduction and switching losses of a 2L-VSI for (a) sinusoidal pulse width modulation (SPWM), (b) third harmonic injection pulse width modulation (THIPWM) and (c) space vector pulse width modulation (SVPWM), respectively. If both, conduction and switching losses, are considered, it can be seen that SVPWM has the least power losses while THIPWM has the highest power losses among these three modulation schemes.



Fig. 3: Conduction losses (left) and switching losses (right) of a 2L-VSI for different switching frequencies (from top to bottom): $f_{sw} = 1 \text{ kHz}$, $f_{sw} = 2.5 \text{ kHz}$, $f_{sw} = 5 \text{ kHz}$, $f_{sw} = 10 \text{ kHz}$ and $f_{sw} = 20 \text{ kHz}$, respectively.

V. CONCLUSION

A simple method has been proposed to compute the instantaneous conduction and switching losses of two-level voltage source inverters (2L-VSIs). The proposed computation only depends on the preceding and actual switching vector, the actual phase current and the electrical parameters available from the data sheet of the employed semiconductor devices of the 2L-VSI. Firstly, a model of the 2L-VSI has been introduced depending on DC-link voltage and the actual switching vector. Then, the mathematical models of instantaneous conduction and switching losses were derived. The main advantages of the proposed method are (i) the losses can be computed independently of the used modulation schemes, (ii) both average and instantaneous losses can easily be obtained, and (iii) the proposed method can in principle be extended (ongoing research) to any inverter/converter topology comprising IGBTs and diodes.

REFERENCES

- Gervasio, F., R. A. Mastromauro, and M. Liserre. *Power losses analysis* of two-levels and three-levels PWM inverters handling reactive power. Industrial Technology (ICIT), 2015 IEEE International Conference on. IEEE, 2015.
- [2] Rbkowski, Jacek, and Tadeusz Patek. Comparison of the power losses in 1700V Si IGBT and SiC MOSFET modules including reverse conduction. Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on. IEEE, 2015.
- [3] Alemi, Payam, and Dong-Choon Lee. Analysis of semiconductor power losses in M-level NPC inverters. Electrical Machines and Systems (ICEMS), 2013 International Conference on. IEEE, 2013.

- [4] Baodong, Bai, and Chen Dezhi. Inverter IGBT loss analysis and calculation. Industrial Technology (ICIT), 2013 IEEE International Conference on. IEEE, 2013.
- [5] Orfanoudakis, G. I., et al. Loss comparison of two and three-level inverter topologies. Power Electronics, Machines and Drives (PEMD 2010), 5th IET International Conference on. IET, 2010.
- [6] Gebhardt, Fabian, Hauke Vach, and Friedrich W. Fuchs. Analytical derivation of power semiconductor losses in MOSFET multilevel inverters. Power Electronics and Motion Control Conference (EPE/PEMC), 2012 15th International. IEEE, 2012.
- [7] Furukawa, Kimihisa, and Hideki Miyazaki. Complete analytical formulae of inverter power loss under infrequent switching condition. Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on. IEEE, 2015.
- [8] Vermulst, B. J. D., and J. L. Duarte. Losses evaluation of two-level and three-level PFC topologies based on semiconductor measurements. ECCE Asia Downunder (ECCE Asia), 2013 IEEE. IEEE, 2013.
- [9] Nuutinen, Pasi, et al. Power electronic losses of a customer-end inverter in low-voltage direct current distribution. Power Electronics and Applications (EPE'14-ECCE Europe), 2014 16th European Conference on. IEEE, 2014.
- [10] C. Dirscherl, C. Hackl, and K. Schechner, "Modellierung und Regelung von modernen Windkraftanlagen: Eine Einführung," in *Elektrische Antriebe – Regelung von Antriebssystemen* (D. Schröder, ed.), ch. 24, pp. 1540–1614, Springer-Verlag, 2015.
- [11] C.M. Hackl, "Non-identifier based adaptive control in mechatronics: Theory and Application," Springer International Publishing, doi: 10.1007/978-3-319-55036-7, 2017.
- [12] C. Dirscherl, J. Fessler, C.M. Hackl, and H. Ipach, "State-feedback controller and observer design for grid-connected voltage source power converters with LCL-filter," Proceedings of the 2015 IEEE Multi-Conference on Systems and Control, pp. 215-222, 2015



Fig. 4: Conduction losses (left) and switching losses (right) of a 2L-VSI for different modulation indices $M_{\rm ind}$ (from top to bottom): $M_{\rm ind} = 0.5$, $M_{\rm ind} = 0.6$, $M_{\rm ind} = 0.7$, $M_{\rm ind} = 0.8$ and $M_{\rm ind} = 0.9$, respectively.



Fig. 5: Conduction losses (left) and switching losses (middle) of a 2L-VSI for different modulation schemes (from top to bottom): SPWM, THIPWM and SVPWM with normalized reference waveforms (right), respectively.