

PROCESS TECHNOLOGY EVALUATION FOR HIGH YIELD REPRODUCIBLE HEMT/PM-HEMT MMIC FABRICATION

A.Cetronio, S.Ciceroni, R.Graffitti, C.Lanzieri and M.Peroni

ALENIA S.p.A., Direzione Ricerche, Via Tiburtina, km. 12,400, 00131 Roma, Italy

ABSTRACT

In this article we will report on a high yield HEMT/PM-HEMT technology, based on an optimised ohmic contact formation and gate recessing. With this technology active device fabrication yields are better than 90% and corresponding key parameter tolerances always better than $\pm 5\%$, as required for high yield MMIC fabrication.

INTRODUCTION

The conventional AlGaAs/GaAs high electron mobility transistor (HEMT), introduced in 1981 [1] and the AlGaAs/InGaAs pseudomorphic high electron mobility transistor (PM-HEMT), introduced in 1986 [2] have offered both high speed and excellent gain, noise and power performance at microwave and millimeter-wave frequencies. Said devices have represented an evolutionary improvement in GaAs MESFET technology and as such, extensively used in both hybrid and monolithic microwave (MMIC) and millimeter-wave integrated circuits [3-7].

The performance advantage of heterojunction devices over conventional MESFET's are such that in the near future they will predominate in all high speed high frequency applications. Nevertheless before this can come about the current limitation in fabrication yield must be overcome. Even though the processing technology for MESFET's and HEMT/PM-HEMT's is very similar, the same cannot be said for their corresponding production yields. The performance sensitivity of the latter devices on epilayer uniformity and defect density, source/drain ohmic contacts, and channel recessing and gate definition are such that their overall electrical yield can be very low. In fact current price differences (as much as a factor of five) between high and average performance commercial HEMT devices gives a clear indication that significant improvement in fabrication yield is still necessary.

In this article the critical aspects of the HEMT/PM-HEMT fabrication technology will be discussed, outlining where appropriate key technologies for improved uniformity, yield and reproducibility of heterojunction device MMIC fabrication.

TECHNOLOGY EVALUATION


Epilayer Uniformity and Defect Density

For successful high yield monolithic integration of digital or microwave HEMT/PM-HEMT's, the quality of the heterojunction material is of prime importance. In particular, surface morphology (heterointerface roughness and compositional mismatch strain), layer thickness and doping uniformity should be well controlled and of high quality with minimal impurity and defect concentration.

Even though the molecular beam epitaxy (MBE) technique, with the ultimate in real time control of growth parameters, ensures very precise control of layer composition, doping profile and sharp layer transition, the final material quality is strongly dependent on pre-growth substrate preparation. The best results achieved with MBE growth are thickness/doping uniformity of $\pm 1\%$ [8] and defect density of $50/\text{cm}^2$. Nevertheless, as will be demonstrated later, a layer uniformity of approximately $\pm 2\%$ (see sheet resistance map in fig.1b) and defect density $< 200/\text{cm}^2$, routinely achieved with well maintained systems, can be considered satisfactory for high yield MMIC fabrication.

The growth parameter details of the heterostructures studied in this work are presented in fig.1a. The n^+ - GaAs cap layer thickness, which can vary from 500 to 2000 Å, will be indicated where appropriate;

° GaAs:Si	500-2000 Å	3.5×10^{18}	
° AlGaAs:Si	300 Å	1.0×10^{17}	$x(\text{Al}) = 0.22$
° AlGaAs:Si	150 Å	2.0×10^{18}	$x(\text{Al}) = 0.22$
° AlGaAs	20 Å	undoped	$x(\text{Al}) = 0.22$
* InGaAs	130 Å	undoped	$y(\text{In}) = 0.15$
° GaAs buffer	5500 Å	undoped	$x(\text{Al}) = 0/0.22$



(a)

(b)

Fig. 1 Typical (a) HEMT (o) / PM-HEMT (o*) heterostructure utilised in this work and (b) material sheet resistance map for the PM-HEMT structure indicating typical on-wafer uniformity (i.e. $100 \Omega / \pm 1.8 \%$). Each gray tone corresponds to $\sigma/3$ variation.

in particular the sheet resistance map in fig. 1b corresponds to a PM-HEMT structure with a 1000 \AA thick cap.

Source/Drain Ohmic Contacts

Because HEMT's are large current and small voltage devices, the saturation voltage and transconductance are very sensitive to the contact resistance value. In fact to take full advantage of the HEMT potential, it is essential that extremely low contact resistances be achieved.

In general it is believed that the source resistance can be minimised by making the ohmic contact directly to the 2-DEG channel. Nevertheless with this approach it has been found that good, uniform contacts are difficult to achieve due to the presence of the highly reactive AlGaAs layer which can impede penetration to the 2-DEG channel. Even though many alloying techniques have been reported which utilise either high temperature ($>500^\circ\text{C}$) annealing [9-11] and/or appropriate diffusion barriers [12-14] to overcome said inconvenience, from the reported results it is difficult to assess the validity of these techniques because either a one-layer TLM model (not valid for HEMT structures [15-17]) has been used, and/or no indication of on-wafer ohmic contact uniformity is given. Recently non-alloyed ohmic contacts to the 2-DEG [18] utilising a compositionally graded $n^+ \text{In}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 0.5$) and heavily doped $\text{In}_{0.5}\text{Ga}_{0.5}\text{As}$ contact layer, have yielded better results with improved uniformity indicating that direct contact to the 2-DEG channel layer is not necessary [19] for low source contact resistance.

In the following we will illustrate that similar results can be obtained with conventional MESFET type alloyed contacts utilising Au:Ge/Ni/Au metalisation schemes. The basis of said approach is a good ohmic contact to the n^+ GaAs cap layer and tunnelling across the high band-gap AlGaAs layer [19] to achieve low contact resistance to the 2-DEG channel layer. The main advantage of this technique over the high temperature alloying techniques reported [9-14] is that by avoiding penetration across the AlGaAs layer good on-wafer contact uniformity can be achieved.




Fig.2 - Schematic representation of TEM and SEM photographs for Au:Ge/Ni/Au contacts after alloying to (A) 500 Å, (B) 1000 Å and (C) 1500 Å thick n⁺ - GaAs cap layer.

As for MESFET technology, to ensure good ohmic contacts to the n^+ GaAs, optimisation of the cap layer thickness is necessary for a predetermined metalisation scheme and alloying temperature cycle. This optimisation phase is extremely important because during the alloying cycle reaction of the As with Ni and Ge to form low resistivity Ni_2GeAs grains with the subsequent out-diffusion of Ga into the Au should be critically controlled. In fact said Ni_2GeAs grains are understood to be good contacts to GaAs [20] and that the ratio of the Ni_2GeAs to the Au-Ga matrix determines the quality (i.e. a higher ratio resulting in a lower resistance) of the ohmic contact.

As shown by the transmission electron microscopy (TEM), scanning electron microscopy (SEM) and energy dispersive X-ray (EDX) analysis data presented in fig.2, for our Au:Ge/Ni/Au metalisation scheme and alloying profile the optimum cap layer thickness is approximately 1000 Å. In fact by comparison with other cap thicknesses (i.e. 500, 1500 and 2000 Å not shown in fig.2) not only is the ratio $Ni_2GeAs/Ga-Au$ high for the latter condition but more important the low resistance Ni_2GeAs grains directly contact the GaAs for optimum low resistance contact.




Fig. 3 Experimental results of a two-layer transmission line model (TLM) [15] source parasitic resistances as a function of cap thickness.

The parasitic resistances of a two-layer transmission line model (TLM) equivalent circuit [15], reported in fig.3 are found to be in good agreement with the above observation. As shown the contact resistance R_{C2} (between cap layer and 2-DEG) and the specific barrier resistivity ρ_{12} have minimum values of $0.57 \Omega \cdot \text{mm}$ and $3.8 \times 10^{-6} \Omega \cdot \text{cm}^2$ respectively for a cap layer thickness of approximately 1000 Å. A comparison between these results and other reported experimental values for R_{C2} and ρ_{12} is difficult because in most cases a one-layer TLM has been used. Nevertheless said results compare favourably with Feuer's theoretical predictions [15] which for a HEMT structure, similar to that in fig. 1a, with a 500 Å thick cap layer gives $R_{C2} \approx 1.2 \Omega \cdot \text{mm}$ and $\rho_{12} \approx 1.5 \times 10^{-5} \Omega \cdot \text{cm}^2$.

The one-layer contact resistances reported by others are equivalent to the contact resistance R_{C1} (between the alloyed metal and the n^+ GaAs cap layer) in the two-layer TLM equivalent circuit. As shown

in fig.3 said resistance is found to decrease with increasing cap thickness, ranging from $0.1 \Omega \cdot \text{mm}$ for a 500 \AA cap to $0.04 \Omega \cdot \text{mm}$ for a 2000 \AA cap, in good agreement with other reported results [9-14]. As aspected the cap sheet resistance r_{s1} also decreases with increasing layer thickness whereas the channel sheet resistance r_{s2} remains constant at approximately $1000 \Omega / \square$.

Device r.f. noise performance at 12 GHz are in good agreement with the R_{C2} behaviour reported in fig.3. In particular the HEMT structure with a 500 \AA cap yields noise figure of $\approx 1.3 \text{ db}$ in comparison to $\approx 1 \text{ db}$ with 1000 \AA cap and $\approx 1.5 \text{ db}$ with the 1500 \AA and 2000 \AA cap. From the results presented in this section it is clearly evident that for best device performance the cap layer thickness must be optimised to the ohmic contact metalisation scheme and alloying temperature cycle. However what is not evident at this stage, but will be clarified in the final section, is that said optimisation also strongly influences the on-wafer device performance uniformity and as such fabrication yield.

Channel Recessing and Gate Definition

Because the HEMT/PM-HEMT donor layer is very thin and heavily doped, gate recessing of HEMT's is more difficult to control than MESFET's and as such the corresponding fabrication yield can be appreciably low if this process step is not critically controlled. To overcome this inconvenience highly selective wet chemical or dry plasma [21,22] etching, with controlled etch rate, undercutting and reproducibility, is mandatory for high yield HEMT fabrication.




Fig. 4 High selectivity wet etch solution for GaAs/AlGaAs (a) etch characteristics and (b) on-wafer and batch processing uniformity.

In fig.4a we present typical etch profile characteristics of a solution with high etch rate selectivity between GaAs and $\text{Al}_{0.22}\text{Ga}_{0.78}\text{As}$ satisfying the criterion for high yield fabrication. As shown said solution has an etch rate of approximately $15\text{\AA}/\text{sec}$ for GaAs and $1\text{\AA}/\text{sec}$ for $\text{Al}_{0.22}\text{Ga}_{0.78}\text{As}$ with little to no undercutting. In fact for the latter parameter no degradation of device performance is observed with increase in donor layer "over-etch" time from 5 to 30 seconds.

As regards uniformity and reproducibility, the recessed channel drain currents (I_{ds}), presented in fig.4b, give a good indication of both on-wafer etch uniformity ($\pm 2\%$) and uniformity from wafer to wafer ($\pm 5\%$). Note that said uniformities also include inherent variations in donor layer (on-wafer and batch) doping and thickness variations.

The control of other gate parameters such as parasitic gate resistance, uniform submicron gate length and high gate-source alignment accuracy with short gate-source spacing is also important for high yield HEMT/PM-HEMT fabrication. Nevertheless after a concerted effort in this field in the early-mid eighties, these parameters are now fairly well controlled [23] and as such do not present a serious drawback to high yield device fabrication.

Device Performance and Yield

By incorporating the above aspects in our standard HEMT/PM-HEMT wafer-fab. processing technology which comprises: Au:Ge/Ni/Au alloyed ohmic contacts, proton isolation, Ti/Al gate metalisation, silicon nitride passivation and Ti/Pt/Au overlayer metalisation, high performance devices with better than 90% fabrication yields have been realised. Furthermore the improved ohmic contact and channel recessing technologies have resulted in excellent on-wafer uniformity and reproducibility (better than MESFET's) and as such ideal basis for high yield HEMT/PM-HEMT MMIC fabrication.

	MESFET	HEMT CAP - 500 \AA	HEMT CAP - 1000 \AA	PM-HEMT CAP - 1000 \AA
I_{dss}	65 mA $\pm 8.8\%$	70 mA $\pm 5.1\%$	68 mA $\pm 3.7\%$	83 mA $\pm 4.0\%$
V_{th} (0.02mA)	2.12 V $\pm 10.7\%$	1.59 V $\pm 3.3\%$	1.38 V $\pm 2.6\%$	1.35 V $\pm 2.5\%$
g_m (max)	45 mS $\pm 4.5\%$	80 mS $\pm 4.9\%$	85 mS $\pm 4.1\%$	110 mS $\pm 4.2\%$
g_m (l.n.)	30 mS $\pm 6\%$	67 mS $\pm 5\%$	72 mS $\pm 2.9\%$	90 mS $\pm 2.7\%$
g_m ($V_G=0.4\text{v}$)	—	31 mS $\pm 21\%$	40 mS $\pm 4.2\%$	45 mS $\pm 5.1\%$
I_{ds}/g_m^2 (min)	—	$2.27\text{V}^2/\text{A}$ $\pm 12\%$	$1.98\text{V}^2/\text{A}$ $\pm 5.5\%$	$1.89\text{V}^2/\text{A}$ $\pm 6.0\%$
V_g (l.n.)	—	0.84 V $\pm 11.2\%$	0.71 V $\pm 7.3\%$	0.65 V $\pm 8.1\%$
C_{gs} ($V_G=0$)	0.45 pF $\pm 5.5\%$	0.92 pF $\pm 5.7\%$	0.93 pF $\pm 4.7\%$	0.95 pF $\pm 5.0\%$
NF (12GHz)	1.7 dB	1.3 dB	1.0 dB	0.9 dB
G_{oss} (12GHz)	7 dB	10 dB	11 dB	13 dB

Tab. 1 Noise performance and key electrical parameters for MESFET, HEMT and PM-HEMT devices fabricated with the same wafer fab technology.

In table 1 we present the low-noise performance and key electrical parameters with corresponding tolerances for MESFET, HEMT and PM-HEMT devices fabricated with the same wafer-fab technology. To evidenciate the importance of ohmic contact optimisation, results from HEMT devices with a 500Å (resistive) and 1000Å (optimum) n⁺GaAs cap layer thickness are included. From these results the following observations can be made:

- i) selective channel recessing appreciably improves saturation current (I_{ds}) and pinch-off voltage (V_{th}) uniformity, i.e. standard deviation from mean value (S.D.) for MESFET is $\pm 10.7\%$ whereas S.D. for HEMT/PM-HEMT is $\pm 2.6\%$;
- ii) optimisation of alloyed ohmic contacts not only improves device performance (compare HEMT with 500 and 1000Å cap), but more important appreciably improves the on-wafer uniformity of key parameters such as, pinch-off voltage (from $\pm 3.3\%$ to $\pm 2.6\%$), transconductance for low-noise bias (from $\pm 5\%$ to $\pm 2.9\%$), noise performance as indicated by I_{ds}/g_m^2 [24] (from $\pm 12\%$ to $\pm 5.5\%$) and forward bias transconductance g_m ($V_g = +0.4V$) (from $\pm 21\%$ to $\pm 4.2\%$). Note that the inverse of the latter condition is approximately proportional to the parasitic source resistance [25];
- iii) gate definition is the same and as such input capacitance (C_{gs}) uniformity remains virtually unchanged for the different devices with SD approximately $\pm 5\%$.

CONCLUSION

In this work we have demonstrated that high performance HEMT/PM-HEMT devices can be fabricated with alloyed ohmic contacts which do not directly contact the 2-DEG. Said technique enables critical control of optimised ohmic contacts which together with a highly selective etch solution for channel recessing, enables very high yield/low tolerance active device fabrication, a necessary basis for high yield HEMT/PM-HEMT MMIC fabrication.

REFERENCES

1. T.Mimura, S.Hiyamizu and S.Hikosak, Japan J.Appl.Phys., vol.20, p.L317, 1981.
2. T.Henderson, M.Aksun, C.Peng, H.Moroc, P.C.Chao, P.M.Smith, KH.G.Duh and L.F.Lester, IEEE Electron Device Lett., vol. EDL-7, p.645, 1986.
3. F.Ali, 19th European Microwave Conference Workshop Proceedings, p.22, Sept.1989.
4. P.Gamand, R.Pyndiah and D.Nugnt, 19th European Microwave Conference Workshop Proceedings, p.27, Sept.1989.
5. J.Yonaki et al IEEE Microwave and Millimeter-wave Monolithic Circuits Symposium, p91, May 1988
6. C.Yuen, C.Nishimoto, M.Glenn, C.Webb, S.Bandy and G.Zdasiuk, IEEE Microwave and Millimeter-wave Monolithic Circuits Symposium, p.23, 1990.
7. M.Aust et al, IEEE GaAs IC Symposium, p.95, October 1989.
8. T.Sonoda, M.Ito, K.Segawa, S. Takamiya and S.Mitsui, Japan J.Appl. Phys. vol. 27, p. 337, 1988.
9. A.Ketterson, F.Ponse, T.Henderson, J.Klem and H.Morkoc, J.Appl. Phys., vol. 57, p. 2305, 1987.
10. W.L.Jones and L.F.Eastman, IEEE Trans. Electron Devices, vol. ED-33, p.712, 1986.

11. W.P.Hong, K.S.Seo, P.K.Battacharya and H.Lee, IEEE Electron Device Lett., vol. EDL-7, p.320, 1966.
12. C.S.Wu, K.K.Yu, M.Huand, H.Kanber, Journal of Electronic Material, vol.19, p.1265, 1990.
13. P.M.Smith, M.Y.Kao, P.Ho, P.C.Chao, K.H.G.Duh, A.A.Jabra, R.P.Smith and J.M.Ballingall, IEEE Microwave Theory and Techniques Symposium Digest, p.983, 1989.
14. P.M.Smith, P.C.Chao, L.F.Lester, R.P.Smith, B.R.Lee, D.N.Ferguson, A.A.Jabra, J.M.Ballingall and K.H.G.Duh, IEEE Microwave Theory and Techniques Symposium Digest, p.927, 1988.
15. M.D.Feuer, IEEE Trans. Electron Devices, vol. ED-32, p.7, 1985.
16. S.J.Lee and C.R.Crowell, Solid State Electron Devices, vol.28, p.659, 1985.
17. Y.Ando and T.Itoh, IEEE Trans.Electron Devices, vol.36, p.1036, 1989.
18. S.Kuroda, N.Harda, T.Katakami, T.Mimura and M.Abe, IEEE Trans. Electron Devices, vol. ED-36, p.2196, 1989.
19. P.O'Connor, A.Dori, M.Feuer and R.Vounckx, IEEE Trans. Electron Devices, vol. ED-34, p.765, 1987.
20. H.Goronkin, S.Tehrani, T.Rommel, P.L.Fejes and K.J.Johnson, IEEE Trans. Electron Devices, vol.36, p.281, 1989.
21. J.J.Lepore, J.Appl.Phys, vol.51, p.6441, 1980.
22. K.Hikosaka, T.Mimura, and K.Joshin, Japan J.Appl. Phys. vol. 20, p.L847, 1981.
23. C.E.Weitzel and D.A.Doane, J.Electrochem Soc., vol. 133, p.409C, 1986.
24. K.H.G.Duh, S.M.Liu, L.F.Lester, P.C. Chao, P.M.Smith, M.B.Das, B.R.Lee, and J.M.Ballingall, IEEE Electron Devices Lett., vol. EDL-9, p.521, 1988.
25. F.Ali and A.Gupta, HEMT's and HBT's: Devices Fabrication and Circuits p.32, Artech House, 1991.