



LAMPIRAN


Lampiran 1. Rangkaian Tombol Kuis dengan Pengatur dan Penampil Nilai Berbasis Mikrokontroler ATmega16




Lampiran 2. Layout PCB Rangkaian Sistem Minimum




Lampiran 3. Layout PCB rangkaian Operator




Lampiran 4. Layout PCB rangkaian Penampil Grup A



Lampiran 5. Layout PCB rangkaian Penampil Grup B



Lampiran 6. Layout PCB rangkaian Penampil Grup C



Lampiran 7. Listing Program Pengatur Tombol Kuis berbasis Mikrokontroler Atmega16

```

#include <mega16.h>
#include <delay.h>
void main(void)
{
    int A,A1,A2,A3,B,B1,B2,B3,C,C1,C2,C3,P,P1,P2,P3,K;
    DDRA=0xFF;
    DDRB=0b00001000;
    DDRC=0xFF;
    DDRD=0b11000000;
    PORTA=0xFF;
    PORTB=0xFF;
    PORTC=0xFF;
    PORTD=0xFF;
    P=A=B=C=0;
    A1=A2=A3=0;
    B1=B2=B3=0;
    C1=C2=C3=0;
    K=0;
    ACSR=0x80;
    SFIOR=0x00;
    #asm ("nop")
    while (1)
    {
        if(K==0)
        {
            if(PINB.0==0){K=1;}
            else if(PINB.1==0){K=2;}
            else if(PINB.2==0){K=3;}
        }
        else if(K==1)
        {
            PORTB=0b11110110;
            delay_us(450);
            PORTB=0xFF;
            PORTC=0b11111011;
            delay_us(550);
        }
        else if(K==2)
        {
            PORTB=0b11110101;
            delay_us(550);
            PORTB=0xFF;
            PORTC=0b11110111;
            delay_us(450);
        }
        else if(K==3)
        {
            PORTB=0b11110011;
            delay_us(500);
            PORTB=0xFF;
            PORTC=0b01111111;
            delay_us(500);
        }
        if(PIND.1==0){P=1,P1=A1,P2=A2,P3=A3;}
        if(PIND.0==0){P=2,P1=B1,P2=B2,P3=B3;}
        if(PIND.2==0){P=3,P1=C1,P2=C2,P3=C3;}
        if(PIND.4==0){P=P1=P2=P3=K=0;}
        if((PIND.1==0&&PIND.4==0)||((PIND.0==0&&PIND.4==0)||((PIND.2==0&&PIND.4==0))){A=B=C=0;}
        if(P==1)
        {
            if(PIND.5==0)
            {
                A+=10;
                P=0;
                delay_us(1);
            }
            if(PIND.3==0)
            {
                A-=5;
                P=0;
                delay_us(1);
                if(A<0)
                {
                    A=0;
                    delay_us(1);
                }
            }
            A1=A%10;
            A2=((A-A1)/10)%10;
            A3=(A-10*A2-A1)/100;
            delay_us(1);
            P1=A1,P2=A2,P3=A3;
        }
        if(P==2)
        {
            if(PIND.5==0)
            {
                B+=10;
                P=0;
                delay_us(1);
            }
            if(PIND.3==0)
            {
                B-=5;
                P=0;
                delay_us(1);
                if(B<0)
                {
                    B=0;
                    delay_us(1);
                }
            }
        }
    }
}

```



```

    B1=B%10;
    B2=((B-B1)/10)%10;
    B3=(B-10*B2-B1)/100;
    delay_us(1);
    P1=B1,P2=B2,P3=B3;}
if(P==3)
{
    if(PIND.5==0)
    {
        C+=10;
        P=0;
        delay_us(1);}
    if(PIND.3==0)
    {
        C-=5;
        P=0;
        delay_us(1);
        if(C<0)
        {
            C=0;
            delay_us(1);}}
    C1=C%10;
    C2=((C-C1)/10)%10;
    C3=(C-10*C2-C1)/100;
    delay_us(1);
    P1=C1,P2=C2,P3=C3;}
PORTC=0b11101011;
delay_us(1);
PORTA=A3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10111011;
delay_us(1);
PORTA=A2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10101011;
delay_us(1);
PORTA=A1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11100111;
delay_us(1);
PORTA=B3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10110111;
delay_us(1);
PORTA=B2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10100111;
delay_us(1);
PORTA=B1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b01101111;
delay_us(1);
PORTA=C3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b00111111;
delay_us(1);
PORTA=C2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b00101111;
delay_us(1);
PORTA=C1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111101;
delay_us(1);
PORTA=P3;

```

```
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111110;
delay_us(1);
PORTA=P2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111100;
delay_us(1);
PORTA=P1;
delay_us(50);
PORTC=0xFF;
delay_us(1);}}
```

Lampiran 8. Hasil Pengujian Tombol Kuis Berbasis Mikrokontroler ATmega16

No	Kriteria Pengujian	Hasil Pengamatan
1	Sistem minimum diberi tegangan 12 volt DC	LED menyala
2	Operator dihubungkan	<i>Seven segment</i> Operator menyala "000"
3	Penampil dihubungkan	<i>Seven segment</i> Penampil menyala "000"
4	a Tombol Grup A ditekan	<i>Seven segment</i> Grup A menyala Buzzer hidup
	b Tombol OP "R" ditekan	<i>Seven segment</i> Grup A mati Buzzer mati
5	a Tombol Grup B ditekan	<i>Seven segment</i> Grup B menyala Buzzer hidup
	b Tombol OP "R" ditekan	<i>Seven segment</i> Grup B mati Buzzer mati
6	a Tombol Grup C ditekan	<i>Seven segment</i> Grup C menyala Buzzer hidup
	b Tombol OP "R" ditekan	<i>Seven segment</i> Grup C mati Buzzer mati
7	Tombol OP "A" ditekan	<i>Seven segment</i> Operator menampilkan nilai Grup A
	a Tombol OP "+" ditekan	Nilai A bertambah 10 (sepuluh)
	b Tombol OP "-" ditekan	Nilai A berkurang 5 (lima)
	c Tombol OP "R" ditekan	<i>Seven segment</i> Operator menyala "000", <i>seven segment</i> A tetap
8	Tombol OP "B" ditekan	<i>Seven segment</i> Operator menampilkan nilai Grup B
	a Tombol OP "+" ditekan	Nilai B bertambah 10 (sepuluh)
	b Tombol OP "-" ditekan	Nilai B berkurang 5 (lima)
	c Tombol OP "R" ditekan	<i>Seven segment</i> Operator menyala "000", <i>seven segment</i> B tetap
9	Tombol OP "C" ditekan	<i>Seven segment</i> Operator menampilkan nilai Grup C
	a Tombol OP "+" ditekan	Nilai C bertambah 10 (sepuluh)
	b Tombol OP "-" ditekan	Nilai C berkurang 5 (lima)
	c Tombol OP "R" ditekan	<i>Seven segment</i> Operator menyala "000", <i>seven segment</i> C tetap
10	Tombol Operator "A" dan "R" ditekan bersamaan	Nilai semua grup di- <i>reset</i> kembali menjadi nol <i>Seven segment</i> Penampil menyala "000"
11	Tombol Operator "B" dan "R" ditekan bersamaan	<i>Seven segment</i> Operator menyala "000"
12	Tombol Operator "C" dan "R" ditekan bersamaan	

Lampiran 9. Datasheet Mikrokontroler ATmega16

Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions - Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 16K Bytes of In-System Self-Programmable Flash
 - Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 1K Byte Internal SRAM
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
 - 2.7 - 5.5V for ATmega16L
 - 4.5 - 5.5V for ATmega16
- Speed Grades
 - 0 - 8 MHz for ATmega16L
 - 0 - 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 µA



8-bit AVR[®]
Microcontroller
with 16K Bytes
In-System
Programmable
Flash

ATmega16
ATmega16L

Summary

240615-AVR-12/03




Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.



Pin Configurations

Figure 1. Pinouts ATmega16



Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.


ATmega16(L)

Overview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

VCC	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

4 ATmega16(L)

ATmega16(L)

Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega16 as listed on page 56.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.</p> <p>Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega16 as listed on page 61.</p>
RESET	<p>Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.</p>
XTAL1	<p>Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.</p>
XTAL2	<p>Output from the inverting Oscillator amplifier.</p>
AVCC	<p>AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.</p>
AREF	<p>AREF is the analog reference pin for the A/D Converter.</p>



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
00000000	SPSR	1	0	1	0	1	0	1	0	7	
00000001	SPH	---	---	---	---	---	SPH2	SPH1	SPH0	12	
00000002	SPL	---	---	---	---	---	SPL2	SPL1	SPL0	12	
00000003	OCR0	Time/Counter0 Output Compare Register									23
00000004	OCR0	OCR0F	OCR0E	OCR0S	---	---	---	OCR0L	OCR0H	45, 67	
00000005	OCR1A	OCR1AF	OCR1AE	OCR1S	---	---	---	OCR1L	OCR1H	46	
00000006	OCR1B	OCR1BF	OCR1BE	OCR1S	---	---	---	OCR1L	OCR1H	46	
00000007	OCR2A	OCR2AF	OCR2AE	OCR2S	---	---	---	OCR2L	OCR2H	46, 114, 132	
00000008	OCR2B	OCR2BF	OCR2BE	OCR2S	---	---	---	OCR2L	OCR2H	46, 114, 132	
00000009	SPMR0	SPMR0F	SPMR0E	---	---	SPMR0S	SPMR0T	SPMR0S	SPMR0H	283	
0000000A	TWCR	TWCRF	TWCRE	TWCRS	TWCR0	TWCR1	TWCR2	---	TWCRH	128	
0000000B	MCLR	MCLRF	---	---	MCLR0	MCLR1	MCLR2	MCLR3	---	25, 66	
0000000C	MCLR	JTD	---	---	JTDF	WDRF	BOVF	OVWF	POVF	36, 47, 229	
0000000D	TCCR	FOCF	WGMF	COMF	COMF	WGMF	CSF	CSF	CSF	81	
0000000E	TCNT0	Time/Counter0 Register									23
0000000F	OC0CAL	Output Compare Calibration Register									24
00000010	OC0R	On-Chip Calibrator Register									25
00000011	SPCR	ADSC	ADIF	ADIF	---	---	ADSC	ADIF	ADIF	14, 44, 133, 143, 239	
00000012	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	FOC4A	FOC4B	WGM4	WGM4	83	
00000013	TCCR4B	ICRF1	ICRF0	---	WGM4	WGM4	CS4	CS4	CS4	112	
00000014	TCNT4	Time/Counter4 - Counter Register High Byte									112
00000015	TCNT4L	Time/Counter4 - Counter Register Low Byte									112
00000016	OCR4A	Time/Counter4 - Output Compare Register A High Byte									112
00000017	OCR4AL	Time/Counter4 - Output Compare Register A Low Byte									112
00000018	OCR4B	Time/Counter4 - Output Compare Register B High Byte									112
00000019	OCR4BL	Time/Counter4 - Output Compare Register B Low Byte									112
0000001A	ICRF1	Time/Counter4 - Input Capture Register High Byte									114
0000001B	ICRF1L	Time/Counter4 - Input Capture Register Low Byte									114
0000001C	TCCR5	FOCF	WGMF	COMF	WGMF	CSF	CSF	CSF	---	127	
0000001D	TCNT5	Time/Counter5 Register									128
0000001E	OCR5	Time/Counter5 Output Compare Register									128
0000001F	ASR	---	---	---	---	ASR	TON2L	OCR2L	TON2L	136	
00000020	WDTCSR	---	---	---	WDTCSR	WDTCSR	WDTCSR	WDTCSR	WDTCSR	41	
00000021	UBRRH	---	---	---	---	---	---	---	---	83	
00000022	UBRRL	---	---	---	---	---	---	---	---	84	
00000023	ESR1	---	---	---	---	---	---	---	ESR1	13	
00000024	ESR1	EEPROM Address Register Low Byte									13
00000025	ESR1	EEPROM Data Register									13
00000026	EDCR	---	---	---	---	EDCR	EDWR	EDWR	EDWR	17	
00000027	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64	
00000028	DORA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64	
00000029	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64	
0000002A	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64	
0000002B	DDRB	DRB7	DRB6	DRB5	DRB4	DRB3	DRB2	DRB1	DRB0	64	
0000002C	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	64	
0000002D	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	68	
0000002E	DDRC	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	68	
0000002F	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	68	
00000030	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	68	
00000031	DDRD	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	68	
00000032	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	68	
00000033	SPDR	SPI Data Register									140
00000034	SPSR	SPIF	WCOL	---	---	---	---	---	SPIF	140	
00000035	SPDR	SPHE	SR	DRDIF	MTIF	CRIF	CRIF	SPIF	SPIF	140	
00000036	UDR	USART I/O Data Register									81
00000037	UCSRA	SC	TXC	UDRE	FE	DRIF	PE	UDIF	MPCM	82	
00000038	UCSRB	RSIF	TXDIF	UDRIF	RIF	TIF	UCSIF	RIF	TIF	82	
00000039	UCSRB	USART Baud Rate Register Low Byte									82
0000003A	ADSC	ADSC	ADIF	ADIF	ADIF	ADIF	ADIF	ADIF	ADIF	20	
0000003B	ADSR	ADRF	ADRF	ADLAR	MUX	MUX	MUX	MUX	---	21	
0000003C	ADSR	ADIF	ADIF	ADIF	ADIF	ADIF	ADIF	ADIF	ADIF	21	
0000003D	ADCH	ADC Data Register High Byte									21
0000003E	ADCL	ADC Data Register Low Byte									21
0000003F	TWCR	Two-wire Serial Interface Data Register									30
00000040	TWAR	TWAR7	TWAR6	TWAR5	TWAR4	TWAR3	TWAR2	TWAR1	TWAR0	30	

ATmega16(L)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01-\$03	TWDR	TWDR7	TWDR6	TWDR5	TWDR4	TWDR3	---	TWDR1	TWDR0	175
\$00-\$1F	TWDR0	Two-wire Serial Interface (I ² C) Data Register								175

- Notes:
1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debug-specific documentation for details on how to use the OCDR Register.
 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.



Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z, C, N, V, H	1
ADC	Rd, Rr	Add with Carry from Register	$Rd \leftarrow Rd + Rr + C$	Z, C, N, V, H	1
ADDF	Rd, Rr	Add Immediate to Word	$Rd \leftarrow Rd + \text{Sub-Op} + K$	Z, C, N, V, S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z, C, N, V, H	1
SUBI	Rd, Rr	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z, C, N, V, H	1
SBC	Rd, Rr	Subtract with Carry from Register	$Rd \leftarrow Rd - Rr - C$	Z, C, N, V, H	1
SBCI	Rd, Rr	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z, C, N, V, H	1
SBWF	Rd, Rr	Subtract Immediate from Word	$Rd \leftarrow Rd - \text{Sub-Op} - K$	Z, C, N, V, S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \& Rr$	Z, N, V	1
ANDI	Rd, Rr	Logical AND Register and Constant	$Rd \leftarrow Rd \& K$	Z, N, V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd Rr$	Z, N, V	1
ORI	Rd, Rr	Logical OR Register and Constant	$Rd \leftarrow Rd K$	Z, N, V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z, N, V	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z, C, N, V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$	Z, C, N, V, H	1
SFR	Rd, Rr	Set Status in Register	$Rd \leftarrow Rd \& Rr$	Z, N, V	1
CLR	Rd, Rr	Clear Status in Register	$Rd \leftarrow Rd \& \sim Rr$	Z, N, V	1
JNC	Rd	Jump if Not Carry	$Rd \leftarrow Rd + 1$	Z, N, V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z, N, V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \& Rd$	Z, N, V	1
CLR	Rd	Clear Register	$Rd \leftarrow R0 \& Rd$	Z, N, V	1
SET	Rd	Set Register	$Rd \leftarrow \sim R0$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z, C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll 1$	Z, C	2
BRANCH INSTRUCTIONS					
JMP	s	Relative Jump	$PC \leftarrow PC + s + 1$	None	2
IJMP	s	Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
AMP	s	Direct Jump	$PC \leftarrow s$	None	3
RCALL	s	Relative Subroutine Call	$PC \leftarrow PC + s + 1$	None	3
ICALL	s	Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	s	Direct Subroutine Call	$PC \leftarrow s$	None	4
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal	$Rd \leftarrow Rr; PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd, Rr	Compare	$Rd \leftarrow Rr$	Z, N, V, C, H	1
CPC	Rd, Rr	Compare with Carry	$Rd \leftarrow Rr - C$	Z, N, V, C, H	1
CPD	Rd, Rr	Compare Register with Immediate	$Rd \leftarrow K$	Z, N, V, C, H	1
SBFC	Rd, Rr	Skip if Bit in Register Cleared	$Rd \text{ (Bit)}; PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRD	Rd, Rr	Skip if Bit in Register & Set	$Rd \text{ (Bit)}; PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBC	Rd, Rr	Skip if Bit in I/O Register Cleared	$Rd \text{ (Bit)}; PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRD	Rd, Rr	Skip if Bit in I/O Register & Set	$Rd \text{ (Bit)}; PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBL	s, s	Branch if Status Flag Set	$Rd \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRBC	s, s	Branch if Status Flag Cleared	$Rd \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BREQ	s	Branch if Equal	$Z \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRNE	s	Branch if Not Equal	$Z \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRCS	s	Branch if Carry Set	$C \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRCC	s	Branch if Carry Cleared	$C \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRSH	s	Branch if Sign or Higher	$S \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRLO	s	Branch if Lower	$S \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRHI	s	Branch if Minus	$N \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRPL	s	Branch if Plus	$N \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRGE	s	Branch if Greater or Equal, Signed	$S, N \text{ (Bits)}; PC \leftarrow PC + 1$	None	1/2
BRLT	s	Branch if Less Than Zero, Signed	$S, N \text{ (Bits)}; PC \leftarrow PC + 1$	None	1/2
BRHS	s	Branch if Not Carry Flag Set	$C \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRHC	s	Branch if Not Carry Flag Cleared	$C \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRBS	s	Branch if Bit Flag Set	$S \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRBD	s	Branch if Bit Flag Cleared	$S \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRBS	s	Branch if Overflow Flag & Set	$V \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2
BRBD	s	Branch if Overflow Flag & Cleared	$V \text{ (Bit)}; PC \leftarrow PC + 1$	None	1/2

ATmega16(L)

Mnemonics	Operands	Description	Operation	Flags	#Cycles
BRSC	k	Branch if Register Set/Clear	$R1 \neq 16k + PC - PC + 1 + 1$	None	1/2
BRSD	k	Branch if Register Set/Clear	$R1 \neq 256k + PC - PC + 1 + 1$	None	1/2
DATA TRANSFER INSTRUCTIONS					
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow 16Rr \rightarrow Rr \times 16$	None	1
LDI	Rd, k	Load Immediate	$Rd \leftarrow k$	None	1
LD	Rd, X	Load Direct	$Rd \leftarrow (X)$	None	2
LD	Rd, r+*	Load Indirect and Post-Inc	$Rd \leftarrow (Rr); Rr \leftarrow Rr + 1$	None	2
LD	Rd, r, S	Load Indirect and Pre-Dec	$X \leftarrow X - 1; Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc	$Rd \leftarrow (Y); Y \leftarrow Y + 1$	None	2
LD	Rd, Y, F	Load Indirect and Pre-Dec	$Y \leftarrow Y - 1; Rd \leftarrow (Y)$	None	2
LDS	Rd, Ptr	Load Indirect with Displacement	$Rd \leftarrow (Ptr + d)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	2
LD	Rd, Z, F	Load Indirect and Pre-Dec	$Z \leftarrow Z - 1; Rd \leftarrow (Z)$	None	2
LDD	Rd, Z, H	Load Indirect with Displacement	$Rd \leftarrow (Z + d)$	None	2
LDR	Rd, X	Load Direct from SRAM	$Rd \leftarrow (X)$	None	2
ST	X, Rr	Store Direct	$(X) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc	$(Y) \leftarrow Rr; Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec	$X \leftarrow X - 1; (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc	$(Y) \leftarrow Rr; Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec	$Y \leftarrow Y - 1; (Y) \leftarrow Rr$	None	2
STD	Ptr, Rr	Store Indirect with Displacement	$(Ptr + d) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc	$(Z) \leftarrow Rr; Z \leftarrow Z + 1$	None	2
ST	Z, Rr	Store Indirect and Pre-Dec	$Z \leftarrow Z - 1; (Z) \leftarrow Rr$	None	2
STD	Z, H, Rr	Store Indirect with Displacement	$(Z + d) \leftarrow Rr$	None	2
STS	X, Rr	Store Direct to SRAM	$(X) \leftarrow Rr$	None	2
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	2
LPM	Rd, Z+	Load Program Memory	$Rd \leftarrow (Z)$	None	2
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z); Z \leftarrow Z + 1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R16$	None	-
IN	Rd, P	In-Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out-Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rr	Pop Register from Stack	$Rr \leftarrow STACK$	None	2
BIT AND BIT-TEST INSTRUCTIONS					
SB	Rd	Set Bit in I/O Register	$(I/O) \leftarrow 1$	None	2
CB	Rd	Clear Bit in I/O Register	$(I/O) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd \leftarrow (Rd \ll 1); Rd(0) \leftarrow 0$	Z, C, N, V	1
LSR	Rd	Logical Shift Right	$Rd \leftarrow (Rd \gg 1); Rd(7) \leftarrow 0$	Z, C, N, V	1
RCL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C; Rd(7) \leftarrow Rd(0); Rd \leftarrow (Rd \ll 1)$	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C; Rd(0) \leftarrow Rd(7); Rd \leftarrow (Rd \gg 1)$	Z, C, N, V	1
ARR	Rd	Arithmetic Shift Right	$Rd(0) \leftarrow Rd(1); Rd(7) \leftarrow 0$	Z, C, N, V	1
SWAP	Rd	Swap Nibbles	$Rd(3) \leftarrow Rd(7); Rd(7) \leftarrow Rd(3)$	None	1
SBIF	k	Flag Set	$SFIF(k) \leftarrow 1$	SFIF(k)	1
CBIF	k	Flag Clear	$SFIF(k) \leftarrow 0$	SFIF(k)	1
SBF	Rr, k	Set Bit from Register to T	$T \leftarrow Rr(k)$	T	1
CBF	Rr, k	Clear Bit from T to Register	$Rr(k) \leftarrow T$	None	1
SCF		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SEF		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLF		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SRIO	$T \leftarrow 1$	T	1
CLT		Clear T in SRIO	$T \leftarrow 0$	T	1
SEH		Set Half-Carry Flag in SRIO	$H \leftarrow 1$	H	1



Mnemonics	Operands	Description	Operation	Flags	#Cycles
CLR		Clear rAFR (Clear Register 5555)	r ← 0	r	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific deep sleep function)	None	1
WDR		Watchdog Reset	(see specific deep sleep function)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A

ATmega16(L)

Ordering Information


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega16L-8AC	44A	Commercial (0°C to 70°C)
		ATmega16L-8PC	40P6	
		ATmega16L-8MC	44M1	
		ATmega16L-8AJ	44A	Industrial (-40°C to 85°C)
		ATmega16L-8PI	40P6	
		ATmega16L-8MI	44M1	
16	4.5 - 5.5V	ATmega16-16AC	44A	Commercial (0°C to 70°C)
		ATmega16-16PC	40P6	
		ATmega16-16MC	44M1	
		ATmega16-16AJ	44A	Industrial (-40°C to 85°C)
		ATmega16-16PI	40P6	
		ATmega16-16MI	44M1	

Package Type	
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual In-line Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF)




Packaging Information

44A




ATmega16(L)

40P6





44M1



ATmega16(L)

Errata

The revision letter in this section refers to the revision of the ATmega16 device.

ATmega16(L) Rev. I

• IDCODE masks data from TDI input

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L) Rev. H

• IDCODE masks data from TDI input

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L) Rev. G

• IDCODE masks data from TDI input

1. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.



- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L)

Datasheet Change Log for ATmega16

Changes from Rev. 2466G-10/03 to Rev. 2466H-12/03

This section contains a log on the changes made to the datasheet for ATmega16.

All page numbers refer to this document.

1. Updated "Calibrated Internal RC Oscillator" on page 27.

Changes from Rev. 2466F-02/03 to Rev. 2466G-10/03

All page numbers refer to this document.

1. Removed "Preliminary" from the datasheet.
2. Changed ICP to ICP1 in the datasheet.
3. Updated "JTAG Interface and On-chip Debug System" on page 34.
4. Updated assembly and C code examples in "Watchdog Timer Control Register – WDTCR" on page 41.
5. Updated Figure 46 on page 101.
6. Updated Table 15 on page 36, Table 82 on page 215 and Table 115 on page 274.
7. Updated "Test Access Port – TAP" on page 220 regarding JTAGEN.
8. Updated description for the JTD bit on page 229.
9. Added note 2 to Figure 126 on page 251.
10. Added a note regarding JTAGEN fuse to Table 105 on page 259.
11. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 289.
12. Updated "ATmega16 Typical Characteristics" on page 297.
13. Fixed typo for 16 MHz MLF package in "Ordering Information" on page 11.
14. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 15.

Changes from Rev. 2466E-10/02 to Rev. 2466F-02/03

All page numbers refer to this document.

1. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 10.
2. Added Chip Erase as a first step in "Programming the Flash" on page 286 and "Programming the EEPROM" on page 287.
3. Added the section "Unconnected pins" on page 53.



4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 34.
5. Removed reference to the "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
6. Added information about PWM symmetry for Timer0 and Timer2.
7. Added note in "Filling the Temporary Buffer (Page Loading)" on page 252 about writing to the EEPROM during an SPM Page Load.
8. Removed ADHSM completely.
9. Added Table 73, "TWI Bit Rate Prescaler," on page 180 to describe the TWPS bits in the "TWI Status Register – TWSR" on page 179.
10. Added section "Default Clock Source" on page 23.
11. Added note about frequency variation when using an external clock. Note added in "External Clock" on page 29. An extra row and a note added in Table 118 on page 291.
12. Various minor TWI corrections.
13. Added "Power Consumption" data in "Features" on page 1.
14. Added section "EEPROM Write During Power-down Sleep Mode" on page 20.
15. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 205.
16. Added updated "Packaging Information" on page 12.

**Changes from Rev.
2466D-09/02 to Rev.
2466E-10/02**

All page numbers refer to this document.

1. Updated "DC Characteristics" on page 289.

**Changes from Rev.
2466C-03/02 to Rev.
2466D-09/02**

All page numbers refer to this document.

1. Changed all Flash write/erase cycles from 1,000 to 10,000.
2. Updated the following tables: Table 4 on page 24, Table 15 on page 36, Table 42 on page 83, Table 45 on page 110, Table 46 on page 110, Table 59 on page 141, Table 67 on page 165, Table 90 on page 233, Table 102 on page 257, "DC Characteristics" on page 289, Table 119 on page 291, Table 121 on page 293, and Table 122 on page 295.
3. Updated "Errata" on page 15.

**Changes from Rev.
2466B-09/01 to Rev.
2466C-03/02**

All page numbers refer to this document.

1. Updated typical EEPROM programming time, Table 1 on page 18.

ATmega16(L)

2. **Updated typical start-up time in the following tables:**
Table 3 on page 23, Table 5 on page 25, Table 6 on page 26, Table 8 on page 27, Table 9 on page 27, and Table 10 on page 28.
3. **Updated Table 17 on page 41 with typical WDT Time-out.**
4. **Added Some Preliminary Test Limits and Characterization Data.**
Removed some of the TBD's in the following tables and pages:
Table 15 on page 36, Table 16 on page 40, Table 116 on page 272 (table removed in document review #D), "Electrical Characteristics" on page 289, Table 119 on page 291, Table 121 on page 293, and Table 122 on page 295.
5. **Updated TWI Chapter.**
Added the note at the end of the "Bit Rate Generator Unit" on page 176.
6. **Corrected description of ADSC bit in "ADC Control and Status Register A – ADCSRA" on page 217.**
7. **Improved description on how to do a polarity check of the ADC doff results in "ADC Conversion Result" on page 214.**
8. **Added JTAG version number for rev. H in Table 87 on page 227.**
9. **Added note regarding OCDEN Fuse below Table 105 on page 259.**
10. **Updated Programming Figures:**
Figure 127 on page 261 and Figure 136 on page 272 are updated to also reflect that AVCC must be connected during Programming mode. Figure 131 on page 268 added to illustrate how to program the fuses.
11. **Added a note regarding usage of the "PROG_PAGELOAD (\$6)" on page 278 and "PROG_PAGEREAD (\$7)" on page 278.**
12. **Removed alternative algorithm for leaving JTAG Programming mode.**
See "Leaving Programming Mode" on page 266.
13. **Added Calibrated RC Oscillator characterization curves in section "ATmega16 Typical Characteristics" on page 297.**
14. **Corrected ordering code for MLF package (16MHz) in "Ordering Information" on page 11.**
15. **Corrected Table 90, "Scan Signals for the Oscillators⁽¹⁾⁽²⁾⁽³⁾," on page 233.**



Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantreie

BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park

Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests
www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof, AVR®, and AVR Studio® are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft®, Windows®, Windows NT®, and Windows XP® are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others.



Printed on recycled paper.

2466HS-AVR-1200

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.