



L A M P I R A N




Lampiran 1. Rangkaian Tombol Kuis dengan Pengatur dan Penampil Nilai Berbasis Mikrokontroler ATmega16


Lampiran 2. Layout PCB Rangkaian Sistem Minimum




Lampiran 3. Layout PCB rangkaian Operator




Lampiran 4. Layout PCB rangkaian Penampil Grup A



Lampiran 5. Layout PCB rangkaian Penampil Grup B



Lampiran 6. Layout PCB rangkaian Penampil Grup C



Lampiran 7. Listing Program Pengatur Tombol Kuis berbasis Mikrokontroler Atmega16

```

#include <mega16.h>
#include <delay.h>
void main(void)
{
    int A,A1,A2,A3,B,B1,B2,B3,C,C1,C2,C3,P,P1,P2,P3,K;
    DDRA=0xFF;
    DDRB=0b00001000;
    DDRC=0xFF;
    DDRD=0b11000000;
    PORTA=0xFF;
    PORTB=0xFF;
    PORTC=0xFF;
    PORTD=0xFF;
    P=A=B=C=0;
    A1=A2=A3=0;
    B1=B2=B3=0;
    C1=C2=C3=0;
    K=0;
    ACSR=0x80;
    SFIOR=0x00;
    #asm ("nop")
    while (1)
    {
        if(K==0)
        {
            if(PINB.0==0){K=1;}
            else if(PINB.1==0){K=2;}
            else if(PINB.2==0){K=3;}
        }
        else if(K==1)
        {
            PORTB=0b11110110;
            delay_us(450);
            PORTB=0xFF;
            PORTC=0b11111011;
            delay_us(550);
        }
        else if(K==2)
        {
            PORTB=0b11110101;
            delay_us(550);
            PORTB=0xFF;
            PORTC=0b11110111;
            delay_us(450);
        }
        else if(K==3)
        {
            PORTB=0b11110011;
            delay_us(500);
            PORTB=0xFF;
            PORTC=0b01111111;
            delay_us(500);
        }
        if(PIND.1==0){P=1,P1=A1,P2=A2,P3=A3;}
        if(PIND.0==0){P=2,P1=B1,P2=B2,P3=B3;}
        if(PIND.2==0){P=3,P1=C1,P2=C2,P3=C3;}
        if(PIND.4==0){P=P1=P2=P3=K=0;}
        if((PIND.1==0&&PIND.4==0)|| (PIND.0==0&&PIND.4==0)|| (PIND.2==0&&PIND.4==0)){A=B=C=0;}
        if(P==1)
        {
            if(PIND.5==0)
            {
                A+=10;
                P=0;
                delay_us(1);
            }
            if(PIND.3==0)
            {
                A-=5;
                P=0;
                delay_us(1);
                if(A<0)
                {
                    A=0;
                    delay_us(1);
                }
            }
            A1=A%10;
            A2=((A-A1)/10)%10;
            A3=(A-10*A2-A1)/100;
            delay_us(1);
            P1=A1,P2=A2,P3=A3;
        }
        if(P==2)
        {
            if(PIND.5==0)
            {
                B+=10;
                P=0;
                delay_us(1);
            }
            if(PIND.3==0)
            {
                B-=5;
                P=0;
                delay_us(1);
                if(B<0)
                {
                    B=0;
                    delay_us(1);
                }
            }
        }
    }
}

```

```

B1=B%10;
B2=((B-B1)/10)%10;
B3=(B-10*B2-B1)/100;
delay_us(1);
P1=B1,P2=B2,P3=B3;
if(P==3)
{
    if(PIND.5==0)
    {
        C+=10;
        P=0;
        delay_us(1);
    if(PIND.3==0)
    {
        C-=5;
        P=0;
        delay_us(1);
        if(C<0)
        {
            C=0;
            delay_us(1);}}
    C1=C%10;
    C2=((C-C1)/10)%10;
    C3=(C-10*C2-C1)/100;
    delay_us(1);
    P1=C1,P2=C2,P3=C3;
PORTC=0b11101011;
delay_us(1);
PORTA=A3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10111011;
delay_us(1);
PORTA=A2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10101011;
delay_us(1);
PORTA=A1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11100111;
delay_us(1);
PORTA=B3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10110111;
delay_us(1);
PORTA=B2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b10100111;
delay_us(1);
PORTA=B1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b01101111;
delay_us(1);
PORTA=C3;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b00111111;
delay_us(1);
PORTA=C2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b00101111;
delay_us(1);
PORTA=C1;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111101;
delay_us(1);
PORTA=P3;
}

```

```
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111110;
delay_us(1);
PORTA=P2;
delay_us(50);
PORTC=0xFF;
delay_us(1);
PORTC=0b11111100;
delay_us(1);
PORTA=P1;
delay_us(50);
PORTC=0xFF;
delay_us(1);}}
```

Lampiran 8. Hasil Pengujian Tombol Kuis Berbasis Mikrokontroler ATmega16

No	Kriteria Pengujian		Hasil Pengamatan
1	Sistem minimum diberi tegangan 12 volt DC		LED menyala
2	Operator dihubungkan		<i>Seven segment</i> Operator menyala “000”
3	Penampil dihubungkan		<i>Seven segment</i> Penampil menyala “000”
4	a	Tombol Grup A ditekan	<i>Seven segment</i> Grup A menyala Buzzer hidup
	b	Tombol OP “R” ditekan	<i>Seven segment</i> Grup A mati Buzzer mati
5	a	Tombol Grup B ditekan	<i>Seven segment</i> Grup B menyala Buzzer hidup
	b	Tombol OP “R” ditekan	<i>Seven segment</i> Grup B mati Buzzer mati
6	a	Tombol Grup C ditekan	<i>Seven segment</i> Grup C menyala Buzzer hidup
	b	Tombol OP “R” ditekan	<i>Seven segment</i> Grup C mati Buzzer mati
7	Tombol OP “A” ditekan		<i>Seven segment</i> Operator menampilkan nilai Grup A
	a	Tombol OP “+” ditekan	Nilai A bertambah 10 (sepuluh)
	b	Tombol OP “-“ ditekan	Nilai A berkurang 5 (lima)
	c	Tombol OP “R” ditekan	<i>Seven segment</i> Operator menyala “000”, <i>seven segment</i> A tetap
8	Tombol OP “B” ditekan		<i>Seven segment</i> Operator menampilkan nilai Grup B
	a	Tombol OP “+” ditekan	Nilai B bertambah 10 (sepuluh)
	b	Tombol OP “-“ ditekan	Nilai B berkurang 5 (lima)
	c	Tombol OP “R” ditekan	<i>Seven segment</i> Operator menyala “000”, <i>seven segment</i> B tetap
9	Tombol OP “C” ditekan		<i>Seven segment</i> Operator menampilkan nilai Grup C
	a	Tombol OP “+” ditekan	Nilai C bertambah 10 (sepuluh)
	b	Tombol OP “-“ ditekan	Nilai C berkurang 5 (lima)
	c	Tombol OP “R” ditekan	<i>Seven segment</i> Operator menyala “000”, <i>seven segment</i> C tetap
10	Tombol Operator “A” dan “R” ditekan bersamaan		Nilai semua grup di-reset kembali menjadi nol <i>Seven segment</i> Penampil menyala “000”
11	Tombol Operator “B” dan “R” ditekan bersamaan		<i>Seven segment</i> Operator menyala “000”
12	Tombol Operator “C” dan “R” ditekan bersamaan		

Lampiran 9. Datasheet Mikrokontroler ATmega16

Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions – Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 16K Bytes of In-System Self-Programmable Flash
 - Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 1K Byte Internal SRAM
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad MLF
- Operating Voltages
 - 2.7 - 5.5V for ATmega16L
 - 4.5 - 5.5V for ATmega16
- Speed Grades
 - 0 - 8 MHz for ATmega16L
 - 0 - 16 MHz for ATmega16
- Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 µA



**8-bit AVR®
Microcontroller
with 16K Bytes
In-System
Programmable
Flash**

**ATmega16
ATmega16L**

Summary


2406HS-AVR-1203



Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.

Pin Configurations

Figure 1. Pinouts ATmega16



Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.


ATmega16(L)

Overview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG Interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C-compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

VCC	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

ATmega16(L)

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16 as listed on page 56.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega16 as listed on page 61.

RESET

Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting Oscillator amplifier.

AVCC

AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

AREF

AREF is the analog reference pin for the A/D Converter.



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$0F-\$27	SPSR	-	-	-	0	1	-	0	1	7
\$2E-\$31	SPI	-	-	-	-	-	SPI0	SPI1	SPI2	16
\$2F-\$30	SPI	SPI0	SPI1	SPI2	SPI3	SPI4	SPI5	SPI6	SPI7	16
\$3C-\$3D	OCR0	Timer0/Keyboard Output Compare Register								83
\$3E-\$3F	OCR0	WDT	INT0	INT1	-	-	-	WDT	WDT	46, 67
\$3E-\$3A1	OCR0	INT1	INT0	INT1	-	-	-	-	-	89
\$3E-\$3A2	TMR0	OC0A	OC0B	OC0C	OC0E	OC0F	OC0E	OC0E	OC0E	83, 114, 132
\$3E-\$3B0	TMR0	OC0F	OC0E	OC0D	OC0A	OC0B	OC0C	OC0D	OC0E	84, 115, 132
\$3E-\$3B7	SPCR	SPMS1	SPMS0	-	PMMS1	SMSET	PMSET	PMRS	SPMS0	249
\$3E-\$3B8	TMR0	TMR0A	TMR0B	TMR0C	TMR0D	TMR0E	TMR0F	TMR0G	TMR0H	129
\$3E-\$3B9	MCL0S	SM0	SM1	SM2	SM3	SM4	SM5	SM6	SM7	36, 69
\$3E-\$3B4	MCU0	AD0	AD1	-	ADM0	ADM1	ADM2	ADM3	ADM4	36, 67, 259
\$3E-\$3B5	TC0R	POC0	WOC0	COM01	COM00	WOM01	C0D0	C0E1	C0F0	81
\$3E-\$3B6	TON1	Time0/Counter 0 High Byte								83
\$3E-\$3B7	OCR0A	Output Compare Register								28
\$3E-\$3B8	OCR0B	Output Compare Register								28
\$3E-\$3B9	ADM0	ADM1	ADM2	ADM3	-	ADM4	ADM5	ADM6	ADM7	83, 114, 130, 162, 178
\$3E-\$3C1	TC0R1	COM01	COM00	WOM01	WOM00	POC0	POC0	WOM01	WOM00	468
\$3E-\$3C2	TC0R0	ADM1	ADM0	-	ADM1	ADM0	ADM1	ADM0	ADM1	112
\$3E-\$3C3	TON1H	Time0/Counter 1 - Counter Register High Byte								113
\$3E-\$3C4	TON1L	Time0/Counter 1 - Counter Register Low Byte								113
\$3E-\$3C5	OCR1AH	Output Compare Register A High Byte								113
\$3E-\$3C6	OCR1AL	Output Compare Register A Low Byte								113
\$3E-\$3C7	OCR1BH	Output Compare Register B High Byte								113
\$3E-\$3C8	OCR1BL	Output Compare Register B Low Byte								113
\$3E-\$3C9	ISER1H	Time0/Counter 1 - Input Capture Register High Byte								114
\$3E-\$3CA	ISER1L	Time0/Counter 1 - Input Capture Register Low Byte								114
\$3E-\$3CB	TC0R2	POC2	WOC2	COM21	COM20	WOM21	C0D2	C0E1	C0F0	121
\$3E-\$3C6	TON2	Time0/Counter 2 High Byte								128
\$3E-\$3C7	OCR2	Output Compare Register 2 Output Compare Register								129
\$3E-\$3C8	ADM2	-	-	-	-	-	ADM2	TON2H	OCR2H	126
\$3E-\$3C9	ADM2	-	-	-	ADM2	ADM1	ADM0	ADM1	ADM0	41
\$3E-\$3C0	USBR0A	USB0L	-	-	-	-	-	USBR0H	USBR0L	162
\$3E-\$3C1	USBR0B	USB0L	USB0H	USB0A	USB0B	USB0C	USB0D	USB0E	USB0F	162
\$3E-\$3C2	USBR0C	-	-	-	-	-	-	-	USBR0H	17
\$3E-\$3C3	ESREG	EEPROM Address Register Low Byte								17
\$3E-\$3C4	ESDR	EEPROM Data Register								17
\$3E-\$3C5	ESCR	-	-	-	-	-	ESRE	ESRW	ESR	17
\$3E-\$3C6	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
\$3E-\$3C7	DOR0	D0B7	D0A6	D0A5	D0A4	D0A3	D0A2	D0A1	D0A0	64
\$3E-\$3C8	PIRA	PIRA7	PIRA6	PIRA5	PIRA4	PIRA3	PIRA2	PIRA1	PIRA0	64
\$3E-\$3C9	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
\$3E-\$3C0	DOR1	D0B7	D0B6	D0B5	D0B4	D0B3	D0B2	D0B1	D0B0	64
\$3E-\$3C1	PIRB	PIRB7	PIRB6	PIRB5	PIRB4	PIRB3	PIRB2	PIRB1	PIRB0	64
\$3E-\$3C2	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	64
\$3E-\$3C3	DOR2	D0C7	D0C6	D0C5	D0C4	D0C3	D0C2	D0C1	D0C0	64
\$3E-\$3C4	PIRC	PIRC7	PIRC6	PIRC5	PIRC4	PIRC3	PIRC2	PIRC1	PIRC0	64
\$3E-\$3C5	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	64
\$3E-\$3C6	DOR3	D0D7	D0D6	D0D5	D0D4	D0D3	D0D2	D0D1	D0D0	64
\$3E-\$3C7	PIRD	PIRD7	PIRD6	PIRD5	PIRD4	PIRD3	PIRD2	PIRD1	PIRD0	64
\$3E-\$3C8	SPDR	SPD0	-	-	-	-	-	-	-	146
\$3E-\$3C9	SPDR	SPD1	SPD2	-	-	-	-	-	-	146
\$3E-\$3C0	SPDR	SPD1	SPD2	SPD3	SPD4	SPD5	SPD6	SPD7	SPD8	158
\$3E-\$3C1	UDR	UDR0	-	-	-	-	-	-	-	161
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C8	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C9	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C0	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C1	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C2	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C3	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C4	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C5	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C6	UDR0	UDR0	UDR1	UDR2	UDR3	UDR4	UDR5	UDR6	UDR7	162
\$3E-\$3C7	UDR									

ATmega16(L)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$216)	TWCR	rw <small>rw</small>	rw <small>rw</small>	rw <small>rw</small>	rw <small>rw</small>	rw <small>rw</small>	-	rw <small>rw</small>	rw <small>rw</small>	178
\$00 (\$200)	TWDR	Flexible Serial Interface I/O Data Register								

- Notes:
1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.



Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS					
ADD	Rd, Rn	Add two Registers	Rd = Rd + Rn	Z,C,N,V,H	1
ADC	Rd, Rn	Add with Carry two Registers	Rd = Rd + Rn + C	Z,C,N,V,H	1
ADW	Rd,Rn	Add Immediate to Word	Rd(Rn) = Rd(Rn) + W	Z,C,N,V,S	2
SUB	Rd, Rn	Subtract two Registers	Rd = Rd - Rn	Z,C,N,V,H	1
SBC	Rd, Rn	Subtract with Carry two Registers	Rd = Rd - Rn - C	Z,C,N,V,H	1
SBC	Rd, Rn	Subtract with Carry-Control from Reg	Rd = Rd - Rn - C	Z,C,N,V,H	1
SBW	Rd,Rn	Subtract Immediate from Word	Rd(Rn) = Rd(Rn) - W	Z,C,N,V,S	2
AND	Rd, Rn	Logical AND Registers	Rd = Rd & Rn	Z,N,V	1
AND	Rd, Rn	Logical AND Register and Constant	Rd = Rd & Rn	Z,N,V	1
OR	Rd, Rn	Logical OR Registers	Rd = Rd Rn	Z,N,V	1
OR	Rd, Rn	Logical OR Registers and Constant	Rd = Rd Rn	Z,N,V	1
EOR	Rd, Rn	Exclusive OR Registers	Rd = Rd ^ Rn	Z,N,V	1
COM	Rd	One's Complement	Rd = ~Rd - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd = \$FF - Rd	Z,C,N,V,H	1
SUB	Rd,Rn	Subtract in Register	Rd = Rd - Rn	Z,N,V	1
SUB	Rd,Rn	Subtract in Register	Rd = Rd - Rn - C	Z,N,V	1
NOT	Rd	Invert	Rd = ~Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd = Rd - 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd = Rd < Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd = Rd < Rd	Z,N,V	1
SET	Rd	Set Register	Rd = RD	None	1
MUL	Rd, Rn	Multiply Unsigned	Rd(Rn) = Rd(Rn) * Rn	Z,E	2
MULS	Rd, Rn	Multiply Signed	Rd(Rn) = Rd(Rn) * Rn	Z,E	2
MULSU	Rd, Rn	Multiply Signed with Unsigned	Rd(Rn) = Rd(Rn) * Rn	Z,E	2
MULS	Rd, Rn	Multiply Unsigned with Signed	Rd(Rn) = Rd(Rn) * Rn < 1	Z,E	2
MULS	Rd, Rn	Multiply Signed with Signed	Rd(Rn) = Rd(Rn) * Rn < 1	Z,E	2
SWAP(B)	Rd, Rn	Swap bytes in Register with Unpacked	Rd(Rn) = Rd(Rn) < 1	Z,E	2
BRANCH INSTRUCTIONS					
BLA	b	Relative Jump	PC = PC + b + 1	None	1
BLB	b	Indirect Jump (Z)	PC = Z	None	1
BLP	b	Direct Jump	PC = b	None	1
RECALL	b	Relative Subroutine Call	PC = PC + b + 1	None	1
RCALL	b	Indirect Call & Z	PC = Z	None	1
CALL	b	Direct Subroutine Call	PC = b	None	1
RET		Subroutine Return	PC = \$7E00H	None	1
RETW		Memory Return	PC = \$7E00H	1	1
CPNE	Rd,Rn	Compare, Not Equal	F(Z) = 0 & PC = PC + 2 or 3	None	1/2/3
CP	Rd,Rn	Compare	Rd = Rn	Z,N,V,C,W	1
CPC	Rd,Rn	Compare with Carry	Rd = Rn - C	Z,N,V,C,W	1
CPX	Rd,Rn	Compare Register with Immediate	Rd = Rn	Z,N,V,C,W	1
SBCP	Rd, Rn	Subtract in Register Control	F(Z) = 0 & PC = PC + 2 or 3	None	1/2/3
SBRN	Rd, Rn	Subtract in Register Set	F(Z) = 0 & PC = PC + 2 or 3	None	1/2/3
SBCC	Rd, Rn	Subtract in VO Register Control	F(Z) = 0 & PC = PC + 2 or 3	None	1/2/3
SBRN	Rd, Rn	Subtract in VO Register Set	F(Z) = 0 & PC = PC + 2 or 3	None	1/2/3
SBRB	Rd, Rn	Branch if Status Flag Set	F(Z) = 0 & PC = PC + 2 or 3	None	1/2
SBRNC	Rd, Rn	Branch if Status Flag Clear	F(Z) = 0 & PC = PC + 2 or 3	None	1/2
SBRG	Rd	Branch if Equal	F(Z) = 1 & PC = PC + b + 1	None	1/2
SBRNE	Rd	Branch if Not Equal	F(Z) = 0 & PC = PC + b + 1	None	1/2
SBRGE	Rd	Branch if Greater	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRGEQ	Rd	Branch if Greater or Equal	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRH	Rd	Branch if Same or Higher	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRLO	Rd	Branch if Less	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRM	Rd	Branch if Minus	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRPL	Rd	Branch if Plus	F(Z) < 1 & PC = PC + b + 1	None	1/2
SBRGE	Rd	Branch if Greater or Equal, Signed	F(Z) & W & 1 & PC = PC + b + 1	None	1/2
SBRLT	Rd	Branch if Less Than Zero, Signed	F(Z) & W & 1 & PC = PC + b + 1	None	1/2
SBRBS	Rd	Branch IfNotCarry Flag Set	F(Z) & 1 & PC = PC + b + 1	None	1/2
SBRBC	Rd	Branch IfNotCarry Flag Cleared	F(Z) & 1 & PC = PC + b + 1	None	1/2
SBRIT	Rd	Branch IfT Flag Set	F(Z) & 1 & PC = PC + b + 1	None	1/2
SBRIC	Rd	Branch IfT Flag Cleared	F(Z) & 1 & PC = PC + b + 1	None	1/2
SBRZS	Rd	Branch IfOverflow Flag is Set	F(Z) & V & 1 & PC = PC + b + 1	None	1/2
SBRZC	Rd	Branch IfOverflow Flag is Cleared	F(Z) & V & 1 & PC = PC + b + 1	None	1/2

ATmega16(L)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRSH	X	Branch Without Shifted	PC ← PC + X + 1	None	1/2
BRSHI	X	Branch Without Inverted	PC ← PC + X + 1	None	1/2
DATA TRANSFER AND INSTRUCTIONS					
MOV	Rd, Rn	Move Between Registers	Rd ← Rn	None	0
MOVW	Rd, W	Copy Register Word	Rd ← (Rd ← Rn) & 0FFH	None	0
LDI	Rd, M	Load Immediate	Rd ← M	None	0
LD	Rd, X	Load Indirect	Rd ← *(X)	None	0
LD	Rd, Y	Load Indirect and Pre-Dec	Rd ← *(Y), X ← X + 1	None	1
LD	Rd, Y+	Load Indirect and Post-Dec	X ← Y, Rd ← *(Y)	None	1
LD	Rd, Y-	Load Indirect and Pre-Dec	Rd ← *(Y), X ← X - 1	None	1
LDI	Rd, Y+	Load Indirect with Post-Decrement	Rd ← *(Y) + 1	None	1
LD	Rd, Z	Load Indirect	Rd ← *(Z)	None	1
LD	Rd, Z+	Load Indirect and Post-Dec	Rd ← *(Z), Z ← Z + 1	None	1
LD	Rd, Z-	Load Indirect and Pre-Dec	Z ← Z - 1, Rd ← *(Z)	None	1
LDI	Rd, Z+1	Load Indirect with Decrement	Rd ← *(Z + 1)	None	1
LDI	Rd, X	Load Direct from SRAM	Rd ← 00	None	1
ST	X, Rn	Store Indirect	(X) ← Rd	None	0
ST	X+, Rn	Store Indirect and Pre-Dec	(X) ← Rd, X ← X + 1	None	1
ST	X-, Rn	Store Indirect and Pre-Dec	X ← X - 1, (X) ← Rd	None	1
ST	Y, Rn	Store Indirect	(Y) ← Rd	None	0
ST	Y+, Rn	Store Indirect and Pre-Dec	(Y) ← Rd, Y ← Y + 1	None	1
ST	Y-, Rn	Store Indirect and Pre-Dec	Y ← Y - 1, (Y) ← Rd	None	1
STD	Y+, Rn	Store Indirect with Decrement	(Y + 1) ← Rd	None	1
ST	Z, Rn	Store Indirect	(Z) ← Rd	None	0
ST	Z+, Rn	Store Indirect and Post-Dec	(Z) ← Rd, Z ← Z + 1	None	1
ST	Z-, Rn	Store Indirect and Pre-Dec	Z ← Z - 1, (Z) ← Rd	None	1
STD	Z+, Rn	Store Indirect with Decrement	(Z + 1) ← Rd	None	1
STB	Rn	Store Direct to SRAM	(Rn) ← Rd	None	1
LPM		Load Program Memory	RD ← 12	None	0
LPM	Rd, Z	Load Program Memory	Rd ← *(Z)	None	0
LPM	Rd, Z+	Load Program Memory and Post-Dec	Rd ← *(Z), Z ← Z + 1	None	1
LPM	Rd, Z-	Load Program Memory and Pre-Dec	Z ← Z - 1, Rd ← *(Z)	None	1
IN	Rd, P	I/O Port	Rd ← P	None	1
OUT	P, Rd	Out Port	P ← Rd	None	1
push	Rd	Push Register to Stack	STACK ← Rd	None	0
pop	Rd	Pop Register from Stack	Rd ← STACK	None	0
BIT AND BIT-TEST INSTRUCTIONS					
SUB	Rn	Set Bit in IO Register	(Rn)P0 ← 1	None	0
CUB	Rn	Clear Bit in IO Register	(Rn)P0 ← 0	None	0
LSL	Rn	Logical Shift Left	Rn ← (Rn & Rn) Rn ← 0	Z, C, N, V	0
LSR	Rn	Logical Shift Right	Rn ← (Rn & Rn) Rn ← 0	Z, C, N, V	0
ROL	Rn	Rotate Left Through Carry	Rn ← (C & Rn) Rn ← Rn C & Rn	Z, C, N, V	0
RRN	Rn	Rotate Right Through Carry	Rn ← (C & Rn) Rn ← Rn C & Rn	Z, C, N, V	0
ASR	Rn	Arithmetic Shift Right	Rn ← (Rn & Rn) Rn ← 0	Z, C, N, V	0
SWAP	Rn	Swap halves	Rn ← Rn & Rn Rn ← Rn & Rn	None	0
SBSET	R	Flag Set	(R)F0 ← 1	SR0, SR1	0
SBCLR	R	Flag Clear	(R)F0 ← 0	SR0, SR1	0
BSR	Rn, R	Set Bits from Register to T	T ← Rn & R	T	0
BID	Rd, R	Bitwise And Two Registers	Rd ← R & R	None	0
BIC		BitCarry	C ← 1	C	0
BCD		Clear Carry	C ← 0	C	0
BN		Set Negative Flag	N ← 1	N	0
CIN		Clear Negative Flag	N ← 0	N	0
BSZ		SetZero Flag	Z ← 1	Z	0
CLZ		Clear Zero Flag	Z ← 0	Z	0
BD		Clear Interrupt Enable	I ← 1	I	0
BSI		Global Interrupt Disable	I ← 0	I	0
BSB		SetSigned Test Flag	S ← 1	S	0
BLB		ClearSigned Test Flag	S ← 0	S	0
SEV		Set Twice Complement Overflow	V ← 1	V	0
CLV		Clear Twice Complement Overflow	V ← 0	V	0
SET		Set T in SRREG	T ← 1	T	0
CLT		Clear T in SRREG	T ← 0	T	0
SEN		Set Half-Carry Flag in SRREG	H ← 1	H	0



Mnemonics	Operands	Description	Operation	Flags	#Clocks
CUD		Clear Watchdog Flag in SREG	H ← 0	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
SLEEP		Sleep	Java specific sleep (for Sleep function)	None	1
WDR		Watchdog Reset	Java specific sleep (for WDT timer)	None	1
SREAK	Reg		For On-Chip Status Only	None	N/A

ATmega16(L)**Ordering Information**

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega16L-8AC	44A	Commercial (0°C to 70°C)
		ATmega16L-8PC	40P6	
		ATmega16L-8MC	44M1	
	4.5 - 5.5V	ATmega16L-8AI	44A	Industrial (-40°C to 85°C)
		ATmega16L-8PI	40P6	
		ATmega16L-8MI	44M1	
16	4.5 - 5.5V	ATmega16-16AC	44A	Commercial (0°C to 70°C)
		ATmega16-16PC	40P6	
		ATmega16-16MC	44M1	
	4.5 - 5.5V	ATmega16-16AI	44A	Industrial (-40°C to 85°C)
		ATmega16-16PI	40P6	
		ATmega16-16MI	44M1	


Package Type


	Package Type
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF)




Packaging Information

44A



ATmega16(L)**40P6**

44M1



ATmega16(L)**Errata**

The revision letter in this section refers to the revision of the ATmega16 device.

ATmega16(L) Rev. I

- **IDCODE masks data from TDI input**

1. **IDCODE masks data from TDI input**

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L) Rev. H

- **IDCODE masks data from TDI input**

1. **IDCODE masks data from TDI input**

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L) Rev. G

- **IDCODE masks data from TDI input**

1. **IDCODE masks data from TDI input**

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.



- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the first device in the chain.

ATmega16(L)**Datasheet Change Log for ATmega16**

This section contains a log on the changes made to the datasheet for ATmega16.

Changes from Rev. 2466G-10/03 to Rev. 2466H-12/03

All page numbers refer to this document.

1. Updated "Calibrated Internal RC Oscillator" on page 27.

Changes from Rev. 2466F-02/03 to Rev. 2466G-10/03

All page numbers refer to this document.

1. Removed "Preliminary" from the datasheet.
2. Changed ICP to ICP1 in the datasheet.
3. Updated "JTAG Interface and On-chip Debug System" on page 34.
4. Updated assembly and C code examples in "Watchdog Timer Control Register – WDTCR" on page 41.
5. Updated Figure 46 on page 101.
6. Updated Table 15 on page 36, Table 82 on page 215 and Table 115 on page 274.
7. Updated "Test Access Port – TAP" on page 220 regarding JTGEN.
8. Updated description for the JTD bit on page 229.
9. Added note 2 to Figure 126 on page 251.
10. Added a note regarding JTGEN fuse to Table 105 on page 259.

11. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 289.

12. Updated "ATmega16 Typical Characteristics" on page 297.

13. Fixed typo for 16 MHz MLF package in "Ordering Information" on page 11.

14. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 15.

Changes from Rev. 2466E-10/02 to Rev. 2466F-02/03

All page numbers refer to this document.

1. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 10.
2. Added Chip Erase as a first step in "Programming the Flash" on page 286 and "Programming the EEPROM" on page 287.
3. Added the section "Unconnected pins" on page 53.



4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 34.
5. Removed reference to the "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
6. Added information about PWM symmetry for Timer0 and Timer2.
7. Added note in "Filling the Temporary Buffer (Page Loading)" on page 252 about writing to the EEPROM during an SPM Page Load.
8. Removed ADHSM completely.
9. Added Table 73, "TWI Bit Rate Prescaler," on page 180 to describe the TWPS bits in the "TWI Status Register – TWSR" on page 179.
10. Added section "Default Clock Source" on page 23.
11. Added note about frequency variation when using an external clock. Note added in "External Clock" on page 29. An extra row and a note added in Table 118 on page 291.
12. Various minor TWI corrections.
13. Added "Power Consumption" data in "Features" on page 1.
14. Added section "EEPROM Write During Power-down Sleep Mode" on page 20.
15. Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 205.
16. Added updated "Packaging Information" on page 12.

**Changes from Rev.
2466D-09/02 to Rev.
2466E-10/02**

All page numbers refer to this document.

1. Updated "DC Characteristics" on page 289.

**Changes from Rev.
2466C-03/02 to Rev.
2466D-09/02**

All page numbers refer to this document.

1. Changed all Flash write/erase cycles from 1,000 to 10,000.
2. Updated the following tables: Table 4 on page 24, Table 15 on page 36, Table 42 on page 83, Table 45 on page 110, Table 46 on page 110, Table 59 on page 141, Table 67 on page 165, Table 90 on page 233, Table 102 on page 257, "DC Characteristics" on page 289, Table 119 on page 291, Table 121 on page 293, and Table 122 on page 295.
3. Updated "Errata" on page 15.

**Changes from Rev.
2466B-09/01 to Rev.
2466C-03/02**

All page numbers refer to this document.

1. Updated typical EEPROM programming time, Table 1 on page 18.

ATmega16(L)

2. Updated typical start-up time in the following tables:
Table 3 on page 23, Table 5 on page 25, Table 6 on page 26, Table 8 on page 27, Table 9 on page 27, and Table 10 on page 28.
3. Updated Table 17 on page 41 with typical WDT Time-out.
4. Added Some Preliminary Test Limits and Characterization Data.
Removed some of the TBD's in the following tables and pages:
Table 15 on page 38, Table 16 on page 40, Table 116 on page 272 (table removed in document review #D), "Electrical Characteristics" on page 289, Table 119 on page 291, Table 121 on page 293, and Table 122 on page 295.
5. Updated TWI Chapter.
Added the note at the end of the "Bit Rate Generator Unit" on page 176.
6. Corrected description of ADSC bit in "ADC Control and Status Register A – ADCSRA" on page 217.
7. Improved description on how to do a polarity check of the ADC off results in "ADC Conversion Result" on page 214.
8. Added JTAG version number for rev. H in Table 87 on page 227.
9. Added note regarding OCDEN Fuse below Table 105 on page 259.
10. Updated Programming Figures:
Figure 127 on page 261 and Figure 136 on page 272 are updated to also reflect that AVCC must be connected during Programming mode. Figure 131 on page 268 added to illustrate how to program the fuses.
11. Added a note regarding usage of the "PROG_PAGELOAD (\$6)" on page 278 and "PROG_PAGEREAD (\$7)" on page 278.
12. Removed alternative algorithm for leaving JTAG Programming mode.
See "Leaving Programming Mode" on page 286.
13. Added Calibrated RC Oscillator characterization curves in section "ATmega16 Typical Characteristics" on page 297.
14. Corrected ordering code for MLF package (16MHz) in "Ordering Information" on page 11.
15. Corrected Table 90, "Scan Signals for the Oscillators^(TQX2)," on page 233.

**Atmel Corporation**

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

Regional Headquarters*Europe*

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-6 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Atmel Operations

Memory
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-87-0
Fax: (49) 71-31-87-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egrève Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Literature Requests
www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel® and combinations thereof, AVR®, and AVR Studio® are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft®, Windows®, Windows NT®, and Windows XP® are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others.



Printed on recycled paper.

2486HS-AVR-12/03

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.