

# Simulated Co-Optimization of Crystalline Silicon Solar Cell Throughput and Efficiency Using Continuously Ramping Phosphorus Diffusion Profiles

Ashley E. Morishige, David P. Fenning, Jasmin Hofstetter, Douglas M. Powell, and Tonio Buonassisi  
Massachusetts Institute of Technology, Cambridge, MA, 02139, USA

**Abstract** — Defect engineering is essential for the production of high-performance silicon photovoltaic (PV) devices with cost-effective solar-grade Si input materials. Phosphorus diffusion gettering (PDG) can mitigate the detrimental effect of metal impurities on PV device performance. Using the Impurity-to-Efficiency (I2E) simulator, we investigate the effect of gettering temperature on minority carrier lifetime while maintaining an approximately constant sheet resistance. We simulate a typical constant temperature plateau profile and an alternative “volcano” profile that consists of a ramp up to a peak temperature above the typical plateau temperature followed by a ramp down with no hold time. Our simulations show that for a given PDG process time, the “volcano” produces an increase in minority carrier lifetime compared to the standard plateau profile for as-grown iron distributions that are typical for multi-crystalline silicon. For an initial total iron concentration of  $5 \times 10^{13} \text{ cm}^{-3}$ , we simulate a 30% increase in minority carrier lifetime for a fixed PDG process time and a 43% reduction in PDG process cost for a given effective minority carrier lifetime while achieving a constant sheet resistance of  $100 \Omega/\square$ .

**Index Terms** — iron, gettering, minority carrier lifetime, phosphorus, photovoltaic, sheet resistance, silicon

## I. INTRODUCTION

While high as-grown iron concentrations can severely limit minority carrier lifetimes of crystalline silicon solar cell materials, the negative effect of iron contaminants can be mitigated by phosphorus diffusion gettering (PDG) [1]. Thus, tailoring annealing profiles during solar cell manufacturing to the specific concentration and distribution of impurities in as-grown wafers could reduce manufacturing costs by enabling significant performance improvements and potentially relaxing tolerances on input material purity [2].

A typical time-temperature profile of PDG consists of a ramp up to a high temperature, a hold at that high temperature ( $T_{\text{hold}}$ ) during which phosphorus is thermally diffused from a surface boundary layer, followed by some cooling profile [3]. There have been a number of alternatives to this standard process with modeling and experimental support. Multiple authors [4,5] have investigated rapid-thermal annealing from spin-on dopant sources, achieving cell efficiencies as high as 17.5% for high-purity Czochralski silicon. However, a reduction in cell performance was observed for materials with higher iron concentrations [6]. Plekhanov [7] attempted to simulate enhanced gettering profiles for materials with higher iron concentrations, exploring higher temperatures to promote precipitate dissolution. In subsequent years, Manshanden [8]

compared a single-step plateau profile to a two-step plateau profile and found that the two-step process is more effective at gettering iron point defects; the physics of the process was clarified by subsequent work by Pickett [9] and Rinio [10] and related to the time-temperature transformation diagram of Fe interstitials in silicon [11]. Schön explored a profile consisting of a ramping high-temperature pre-anneal followed by a plateau [12] similar to Plekhanov [7], and Ossiniy [13] explored similar multi-plateau profiles designed to enhance precipitate dissolution and point-defect gettering, resulting in minority carrier lifetime enhancements as compared with standard processes.

In this contribution, we propose a  $\text{POCl}_3$  diffusion profile that incorporates many of the benefits of these previous approaches with the goal of optimizing both throughput (process time) and electrical performance. We analyze the additional limitation of iron-silicide precipitates and how process time and temperature affect lifetime for a constant sheet resistance. As an alternative to a standard plateau profile, we hypothesize that ramping up to a peak temperature above the typical process hold temperature and then immediately ramping down with no holding time (a “volcano” profile) could accelerate impurity gettering. We hypothesize that the “volcano” process increases minority carrier lifetime, while also shortening overall processing time for a range of initial iron concentrations because of the exponential dependence of the diffusivity of iron in silicon on temperature.

## II. METHOD

We simulated the effect of  $\text{POCl}_3$  diffusion on final minority carrier lifetime and iron distribution for two different classes of time-temperature profile (Fig. 1), using the Impurity-to-Efficiency (I2E) simulation tool [14,15]. We chose profiles that produce phosphorus-diffused emitters with equal sheet resistances because cell processes downstream of emitter formation are optimized for a given sheet resistance. We use Klaassen’s mobility model [16] to compute the emitter sheet resistance, while neglecting the effect of band gap narrowing (an approximation leading to errors in calculated sheet resistance of less than 0.2%). Since our model does not consider surface oxide growth during diffusion, all emitter sheet resistances reported herein are approximate.

First, we simulated a standard  $\text{POCl}_3$  diffusion profile consisting of a ramp up from  $800^\circ\text{C}$  to a constant high-temperature plateau ( $T_{\text{plateau}}$ ) followed by an exponential cool from the high temperature plateau with an exponential time constant of 6 min, which is roughly equivalent to removing the wafer from the furnace to cool.  $\text{POCl}_3$  flow starts once  $T_{\text{plateau}}$  is reached. To achieve a constant emitter sheet resistance, we determined the requisite plateau time for several different values of  $T_{\text{plateau}}$  and calculated the resulting interstitial and precipitated iron concentrations and effective minority carrier lifetime.

The continuously ramping “volcano”  $\text{POCl}_3$  diffusion profile consists of a ramp up from  $800^\circ\text{C}$  to a peak temperature ( $T_{\text{peak}}$ ), then a ramp down with no hold time from  $T_{\text{peak}}$  to  $785^\circ\text{C}$ , and an exponential cool with a 6 min time constant. The phosphorus diffusion starts at the beginning of the profile. As  $T_{\text{peak}}$  increases, the phosphorus diffusivity increases and therefore, the required PDG process time decreases.

For all simulated time-temperature profiles, we assumed an initial interstitial iron concentration of  $5 \times 10^{11} \text{ cm}^{-3}$  and an initial iron precipitate radius of 25 nm.




Fig. 1. Simulated  $T(t)$  Profiles: Standard plateau (top) and alternative continuously ramping “volcano” (bottom).

### III. RESULTS: I2E SIMULATION

Our simulations of PDG for continuously ramping profiles show that minority carrier lifetime increases and that the sheet resistance decreases with increasing  $T_{\text{peak}}$  and increasing PDG process time (Figs. 2 and 3). For simulations shown in Figs. 2 and 3, the ramp time from  $800^\circ\text{C}$  to  $T_{\text{peak}}$  was 5 min and the ramp down time from  $T_{\text{peak}}$  to  $785^\circ\text{C}$  varied from 10 to 50 min. The 18 min long,  $840^\circ\text{C}$  profile produces the lowest lifetime,  $44.8 \mu\text{s}$ , and the highest sheet resistance,  $178 \Omega/\square$ , while the 58 min process with a  $T_{\text{peak}}$  of  $890^\circ\text{C}$  results in a  $96 \mu\text{s}$  lifetime and a  $53.6 \Omega/\square$  sheet resistance. For the standard plateau, the relationships between effective lifetime, sheet resistance, and process time are similar.




Fig. 2. For the “volcano” profile, minority carrier lifetime increases with peak temperature and process time.




Fig. 3. For the “volcano” profile, sheet resistance decreases with increasing temperature and time spent above std. hold temperature.

We performed simulations for two different as-grown total iron concentrations of  $5 \times 10^{13}$  and  $1 \times 10^{14} \text{ cm}^{-3}$ . In both cases, an interstitial iron concentration of  $5 \times 10^{11} \text{ cm}^{-3}$  was assumed. All profiles resulted in calculated sheet resistances of  $100 \Omega/\square$ . Our model predicts that both plateau and “volcano” profile shapes decrease iron concentrations and increase minority carrier lifetime as process time increases and temperature decreases (Figs. 4 and 5). Iron gettering results are summarized in Table I: All simulated profiles result in a reduction of the interstitial Fe concentration between 67 and 93%, while the precipitated iron concentration is reduced only between 25 and 38%.




Fig. 4. The percent reduction of [Fe] (normalized to initial concentrations) increases with process time. The “volcano” profile reduces interstitial Fe more effectively and precipitated iron less effectively than the standard plateau profile for the same process time. The percent reduction in precipitated Fe is very similar for an initial total Fe concentration of  $10^{14} \text{ cm}^{-3}$  and is therefore not shown.

TABLE I  
SUMMARY OF IRON GETTERING

Total Initial [Fe]	Profile Shape	Reduction Interstitial [Fe]	Reduction Precipitated [Fe]
$5 \times 10^{13}$	Plateau	81-90%	29-38%
	Volcano	90-93%	26-38%
$1 \times 10^{14}$	Plateau	67-80%	28-38%
	Volcano	83-87%	25-37%




Fig. 5. Effective lifetime increases with process time. The “volcano” profile results in a higher effective minority carrier lifetime than the plateau for the same process time.

#### IV. DISCUSSION

Standard PDG and an alternative continuously ramping “volcano” profile were simulated to evaluate the effect of PDG process time, temperature, and profile shape on iron gettering and final effective minority carrier lifetime.

For a given process time and sheet resistance, the “volcano” profile is calculated to reduce interstitial iron more effectively and precipitated iron less effectively than the plateau profile as shown in Fig. 4. The “volcano” and the plateau both reduce interstitial iron more effectively for lower as-grown (initial) iron concentrations than for higher as-grown concentrations. While interstitial iron concentration reduction is decreased for higher as-grown iron concentration, the “volcano” gets interstitial iron significantly better than the plateau. On the other hand, our calculations indicate that the reduction of precipitated iron does not depend on the as-grown precipitated iron concentration for this range of concentrations and sheet resistance (Fig. 4).

The final concentrations of both interstitial and precipitated iron determine the final effective minority carrier lifetime. Although the “volcano” profile getters precipitated iron less effectively than the standard plateau profile, it getters interstitial iron more effectively, resulting in a higher effective minority carrier lifetime for the bulk iron concentrations explored herein (Fig. 5), which are typical of mc-Si [17]. The ramp down to lower temperature before the exponential cool takes advantage of the increasing segregation coefficient in the P-diffused layer with decreasing temperature [7], resulting in a larger driving force for interstitially dissolved iron to be gettered. For example, for an initial total iron concentration of  $5 \times 10^{13} \text{ cm}^{-3}$  and a constant emitter sheet resistance of  $100 \Omega/\square$ , a continuously ramping profile with a  $900^\circ\text{C}$   $T_{\text{peak}}$  and a PDG process time of 14.3 min results in a simulated lifetime of  $88 \mu\text{s}$ , while a plateau profile with  $820^\circ\text{C}$   $T_{\text{plateau}}$  and 48.4 min process time results in a comparable lifetime of  $92 \mu\text{s}$ . According to our calculations, the  $900^\circ\text{C}$  “volcano” process achieves 95.6% of the lifetime produced by the  $820^\circ\text{C}$  plateau

process in less than 30% of total PDG process time. Similarly, the 900°C “volcano” process results in a 30% increase in the lifetime over that of the 870°C plateau process for the same total PDG process time. Applying the “volcano” process rather than a standard plateau can mitigate the tradeoff between process throughput and effective minority carrier lifetime for a constant sheet resistance.

However, at high total as-grown iron concentration, the difference in the calculated effective lifetimes due to the two different profiles decreases (Fig. 5). This trend occurs because as the as-grown total iron increases, precipitated iron becomes more important, and the ability of the standard plateau to more effectively getter precipitated iron shrinks the gap between the two processes.

We evaluated the economic impact of the alternative process with a bottom-up cost model for the PDG process [18] with inputs from [19,20]. The 14.5 min volcano process with 900°C  $T_{\text{peak}}$  results in a 43% cost savings (PDG only) over a 42 min plateau process with 825°C  $T_{\text{plateau}}$  while both processes result in the same effective minority carrier lifetime. The cost savings is due to an increase in throughput for the alternative process, which is slightly offset by an increase in electricity use from the elevated process temperature.

The one-dimensional I2E model used for the simulations in this study has been shown to match trends observed in experimental data [15,21]. It accounts for two significant effects that determine post-processed material performance, which are the dissolution of iron precipitates and external gettering of interstitial iron. However, the I2E model assumes homogeneous precipitate distribution and it excludes the effect of crystal defects, oxygen-related defects, and phosphorus silicate glass formation on the wafer surface during annealing. Nevertheless, it has been shown to provide valuable guidance for the majority of Si materials in which iron complexes are the performance-limiting defects.

In ongoing work, simulation results obtained in this contribution are being tested experimentally. One obstacle to overcome is that current  $\text{POCl}_3$  diffusion furnace technology is designed well for the standard plateau profiles. Experimentally testing the fast ramping rates we simulate for the “volcano” profile is limited by the rates at which the furnace can change temperature. We are able to achieve fairly uniform emitters for continuously ramping processes that are at least ~35 min long. Furnaces designed to change temperature and deposit phosphorus uniformly but more rapidly would be required to test shorter processes.

## V. CONCLUSIONS

We simulated several standard and continuously ramping “volcano” PDG time-temperature profiles. Minority carrier lifetime is predicted to increase with peak temperature and time spent above the typical hold temperature, while sheet resistance decreases. By using a continuously-ramping “volcano” time-temperature PDG profile, our simulations

indicate that it is possible to improve minority carrier lifetime and shorten process time. For a given total process time, using a continuously-ramping profile can improve lifetime after gettering compared to that achieved by a traditional time-temperature profile. Our simulations enable emitter process optimization and indicate that for an initial iron concentration of  $5 \times 10^{13} \text{ cm}^{-3}$ , a potential exists to increase minority carrier lifetime by 30% for a given PDG process time and reduce PDG process cost by 43% for a given effective lifetime while achieving a constant sheet resistance. Alternative high-temperature cell processing may improve gettering kinetics while shortening total manufacturing time, thereby making silicon solar cell devices more cost-effective.

## ACKNOWLEDGEMENT

This material is based upon work primarily supported by the National Science Foundation (NSF) and the Department of Energy (DOE) under NSF CA No. EEC-1041895. A.E. Morishige acknowledges the support of the MIT School of Engineering SMA2 Fellowship. D.P. Fenning acknowledges support of the NSF Graduate Research Fellowship. J. Hofstetter acknowledges support of the A. von Humboldt Foundation through the Feodor Lynen Fellowship program. D.M. Powell acknowledges the support of the Department of Defense through the NDSEG fellowship program.

## REFERENCES

- [1] B.L. Sopori, L. Jastrzebski, and T. Tan, “A comparison of gettering in single- and multicrystalline silicon for solar cells,” in *25<sup>th</sup> IEEE Photovoltaic Specialists Conference*, 1996, p. 625.
- [2] J. Hofstetter, J.-F. Lelièvre, D. P. Fenning, M. I. Bertoni, T. Buonassisi, and C. del Cañizo, “Towards the tailoring of P diffusion gettering to as-grown silicon material properties,” *Solid State Phenomena*, vol. 178-179, pp. 158-165, 2011.
- [3] J.C. Schumacher Company, “Process Guidelines for Using Phosphorus Oxychloride as an N-Type Silicon Dopant,” pp. 1-19, 1993.
- [4] S. Noël, A. Slaoui, S. Peters, H. Lautenschlager, R. Schindler, and J.C. Muller, “Optimized rapid thermal process for high efficiency silicon solar cells,” *Solar Energy Materials & Solar Cells*, vol. 65, pp. 495-501, 2001.
- [5] S. Peters, J.Y. Lee, C. Ballif, D. Borchert, S.W. Glunz, W. Warta, and G. Willeke, “Rapid thermal processing: A comprehensive classification of silicon materials,” in *29<sup>th</sup> IEEE Photovoltaic Specialists Conference*, 2002, p. 214.
- [6] C. Ballif, S. Peters, D. Borchert, C. Hassler, J. Isenberg, R. Schindler, W. Warta, and G. Willeke, “Lifetime investigations of degradation effect in processed multicrystalline silicon wafers,” in *17<sup>th</sup> European Photovoltaic Solar Energy Conference*, 2001, p. 1.
- [7] P.S. Plekhanov, R. Gafiteanu, U.M. Gösele, and T.Y. Tan, “Modeling of gettering of precipitated impurities from Si for carrier lifetime improvement in solar cell applications,” *Journal of Applied Physics*, vol. 86, pp. 2453-2458, 1999.
- [8] P. Manshanden and L.J. Geerligs, “Improved phosphorous gettering of multicrystalline silicon,” *Solar Energy Materials & Solar Cells*, vol. 90, pp. 998-1012, 2006.
- [9] M.D. Pickett and T. Buonassisi, “Iron point defect reduction in

- multicrystalline silicon solar cells,” *Applied Physics Letters*, vol. 92, 122103, 2008.
- [10] M. Rinio, A. Yodyunyong, S. Keipert-Colberg, Y.P.B. Mouafi, D. Borchert, and A. Montesdeoca-Santana, “Improvement of multicrystalline silicon solar cells by a low temperature anneal after emitter diffusion,” *Progress in Photovoltaics: Research and Applications*, vol. 19, pp. 165-169, 2011.
- [11] W. B. Henley and D.A. Ramappa, “Iron precipitation in float zone grown silicon,” *Journal of Applied Physics*, vol. 82, pp. 589-594, 1997.
- [12] J. Schön, H. Habenicht, M.C. Schubert, and W. Warta, “Understanding the distribution of iron in multicrystalline silicon after emitter formation: Theoretical model and experiments,” *Journal of Applied Physics*, vol. 109, 063717, 2011.
- [13] V. Ossinniy, A.N. Larsen, E. H. Dahl, E. Enebakk, A.-K. Søiland, R. Tronstad, and Y. Safir, “Gettering improvements of minority-carrier lifetimes in solar grade silicon,” *Solar Energy Materials & Solar Cells*, vol. 101, pp. 123-130, 2012.
- [14] J. Hofstetter, D. P. Fenning, M. I. Bertoni, J.F. Lelièvre, C. del Cañizo, and T. Buonassisi, “Impurity-to-efficiency simulator: predictive simulation of silicon solar cell performance based on iron content and distribution,” *Progress in Photovoltaics: Research and Applications*, vol. 19, pp. 487-497, 2011.
- [15] D.M. Powell, D.P. Fenning, J. Hofstetter, J.F. Lelièvre, C. d. Cañizo, and T. Buonassisi, “TCAD for PV: A fast method for accurately modelling metal impurity evolution during solar cell processing,” *Photovoltaics International*, vol. 15, pp. 91-100, 2012.
- [16] D.B.M. Klaassen, “A unified mobility model for device simulation – I. Model Equations and Concentration Dependence”, *Solid-State Electronics*, vol. 35, pp. 953-959, 1992.
- [17] D. Macdonald, A. Cuevas, A. Kinomura, Y. Nakano, and L. J. Geerligs, “Transition-metal profiles in a multicrystalline silicon ingot,” *Journal of Applied Physics*, vol. 97, 033523, 2005.
- [18] D.M. Powell, M.T. Winkler, H.J. Choi, C.B. Simmons, D. Berney Needleman, and T. Buonassisi, “Crystalline silicon photovoltaics: A cost analysis framework for determining technology pathway to reach baseload electricity costs,” *Energy & Environmental Science*, vol. 5, pp. 5874-5883, 2012.
- [19] D.W. Jimenez, “Cost of ownership and overall equipment efficiency: a photovoltaics perspective,” *Photovoltaics International*, vol. 4, pp. 16-22, 2009.
- [20] S.K. Chunduri, “Doping by diffusion: Market survey on diffusion furnaces fines equipment makers focusing more on the process and recipes than on hardware,” *Photon International*, vol. 8, pp. 304-326, 2011.
- [21] D.P. Fenning, J. Hofstetter, M.I. Bertoni, S. Hudelson, M. Rinio, J.F. Lelièvre, B. Lai, C. del Cañizo, and T. Buonassisi, “Iron distribution in silicon after solar cell processing: Synchrotron analysis and predictive modeling,” *Applied Physics Letters*, vol. 98, 162103, 2011.