Skip to main content
Article thumbnail
Location of Repository

A design-for-test structure for optimising analogue and mixed signal IC test

By Adrian Bratt, A. M. D. Richardson, Russell Harvey and A. P. Dorey


A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a “swap amp” is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loop (PLL) structure. A test chip containing faulty and fault free versions of this PLL structure, with and without DfT modifications, has been fabricated and an evaluation of this DfT scheme based on the swap-amp structure carried out. It is shown that for embedded analogue blocks, the DfT strategy can not only improve and simplify analogue and mixed signal IC test, but can also be used for diagnostics

Publisher: IEEE
Year: 1995
OAI identifier:
Provided by: Lancaster E-Prints

Suggested articles


  1. (1990). A Design for Test Methodology for Active Analogue Filters" doi
  2. (1989). AnalogueDigital ASIC Design for Testability" doi
  3. Authorized licensed use limited to:
  4. Bruls “Analogue Fault Simulation based on Layout Dependent Defect Models”, paper 27.2 doi
  5. (1991). Concurrency, circuitry fosters testability”
  6. (1988). Design for Testability for Mixed AnalogueDigital ASICs" doi
  7. (1989). Design for Testability of AnalogueLDigital Networks"
  8. (1993). DeYong "IDD Pulse Response Testing of Analogue and doi
  9. (1990). Iddq testing because "zero defects isn't enough" -a philips perspective" doi
  10. (1990). Rapid reliability assessment of VLSICs" doi
  11. (1992). Reliability Benefits of Iddq" doi
  12. (1992). Reliability Indicators"
  13. (1993). Rueda & D.Vazquez "Improving the Testability of Switched-Capacitor Filters" Analogue Integrated Circuits and Signal Processing, doi
  14. (1993). Santo-Zamik & A Biasizzo "Enhancing Design for Test for Active Analogue Filters" Analogue Integrated Circuits and Signal Processing, doi
  15. Supply Current Monitoring in CMOS Circuits for Reliability Prediction and Test" Quality and Reliability Engineering Intemational, Vol8, doi
  16. (1994). Testing Analogue Circuits by Power Supply Control" doi
  17. (1993). Very-Low-Voltage Testing for weak CMOS Logic IC's" doi
  18. (1983). Yield Simulation for Integrated Circuits” doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.