Skip to main content
Article thumbnail
Location of Repository

Minimal-power, delay-balanced smart repeaters for global interconnects in the nanometer regime.

By Roshan Weerasekera, Dinesh B. Pamunuwa, Li-Rong Zheng and Hannu Tenhunen


A smart repeater is proposed for driving capacitively-coupled, global-length on-chip interconnects that alters its drive strength dynamically to match the relative bit pattern on the wires and thus the effective capacitive load. This is achieved by partitioning the driver into main and assistant drivers; for a higher effective load capacitance both drivers switch, while for a lower effective capacitance the assistant driver is quiet. In a UMC 0.18-mum technology the potential energy saving is around 10% and the reduction in jitter 20%, in comparison to a traditional repeater for typical global wire lengths. It is also shown that the average energy saving for nanometer technologies is in the range of 20% to 25%. The driver architecture exploits the fact that as feature sizes decrease, the capacitive load per transistor shrinks, whereas global wire loads remain relatively unchanged. Hence, the smaller the technology, the greater the potential saving

Year: 2008
OAI identifier:
Provided by: Lancaster E-Prints

Suggested articles


  1. (2000). Accurate a priori signal integrirty estimation using a dynamic interconnect model for deep submicron VLSI design,” in
  2. (2003). Aggressor aware repeater circuits for improving on-chip bus performance and robustness,”
  3. (1990). Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,” doi
  4. (2001). Analysis and implementation of charge recycling for deep sub-micron buses,” in
  5. (2002). Boosters for driving long on chip interconnects-design issues, interconnect synthesis, and comparison with repeaters,”
  6. (1996). Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ULSI,”
  7. (1990). Circuits, Interconnections and Packaging for VLSI.
  8. (2004). H.-Y.HuangandS.-L.Chen,“Interconnectacceleratingtechniquesfor sub-100-nm gigascale systems,”
  9. (2004). Interconnect accelerating techniques for sub-100-nm gigascale systems,”
  10. (1998). Interconnect tuning strategies for high-performance ICS,” in
  11. (2004). Interconnect-power dissipation in a microprocessor,” in
  12. (2000). L.-R.Zheng,D.Pamunuwa,andH.Tenhunen,“Accurateapriorisignal integrirty estimationusing a dynamic interconnect model for deep submicron VLSI design,” in
  13. (2004). Low-power on-chip communication based on transition-aware global signaling (TAGS),”
  14. (2003). Maximizing throughput over parallel wire structures in the deep submicrometer regime,”
  15. (2006). Minimal-power, delay-balanced smart repeaters for interconnects in the nanometer regime,” in doi
  16. (2004). N.Magen,A.Kolodny,U.Weiser,andN.Shamir,“Interconnect-power dissipation in a microprocessor,” in
  17. (2006). New generation of predictive technology model for sub-45 nm design exploration,” in doi
  18. (2006). New generation of predictive technology model forsub-45nmdesignexploration,”inProc.7thInt.Symp.QualityElectron.
  19. (2005). Switching sensitive interconnect driver to combat dynamic delay in on-chip buses,” in
  20. (2003). The international technology roadmap for semiconductors (ITRS),” doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.