Skip to main content
Article thumbnail
Location of Repository

Minimal-power, delay-balanced smart repeaters for interconnects in the nanometer regime.

By Roshan Weerasekera, Dinesh B. Pamunuwa, Li-Rong Zheng and Hannu Tenhunen
Publisher: ACM
Year: 2006
OAI identifier: oai:eprints.lancs.ac.uk:31134
Provided by: Lancaster E-Prints

Suggested articles

Citations

  1. (2000). A bus delay reduction technique considering crosstalk.
  2. (2003). A transition-encoded dynamic bus technique for high-performance interconnects.
  3. (2003). Aggressor aware repeater circuits for improving on-chip bus performance and robustness. European Solid-State Circuits,
  4. (2001). Analysis and implementation of charge recycling for deep sub-micron buses.
  5. (2002). Boosters for driving long on chip interconnects-design issues, interconnect synthesis, and comparison with repeaters.
  6. (2000). Bus energy minimization by transition pattern coding (tpc) in deep sub-micron technologies.
  7. (1995). Bus-invert coding for low-power i/o. doi
  8. (1996). Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ulsi.
  9. (1990). Circuits, Interconnections and Packaging for VLSI.
  10. (2001). Coupling-driven bus design for low-power application-specific systems.
  11. (2000). Coupling-driven signal encoding scheme for low-power interface-design.
  12. (2003). Error-correction and crosstalk avoidance in dsm busses.
  13. (2004). Interconnect accelerating techniques for sub-100-nm gigascale systems.
  14. (1998). Interconnect tuning strategies for high-performance ics.
  15. (2004). Interconnect-power dissipation in a microprocessor.
  16. (2004). Low-power on-chip communication based on transition-aware global signaling(tags).
  17. (2003). Maximizing throughput over parallel wire structures in the deep submicrometer regime.
  18. (2005). Modeling delay and noise in arbitrarily coupled rc trees.
  19. (1998). Partial bus-invert coding for power optimization of system level bus. doi
  20. (2003). Perspectives on power-aware electronics.
  21. (1994). Power consumption estimation in cmos vlsi chips.
  22. (2003). Quantifying error in dynamic power estimation of cmos circuits.
  23. (2004). Reducing cross-talk induced power consumption and delay.
  24. (2005). Switching sensitive interconnect driver to combat dynamic delay in on-chip buses.
  25. (2001). Two schemes to reduce interconnect delay in bi-directional and uni-directional buses.
  26. (2004). Utilizing the effect of relative delay on energy dissipation in low-power on-chip buses.
  27. (2004). why transition coding for power minimization of on-chip buses does not work”.

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.