Skip to main content
Article thumbnail
Location of Repository

Extended update plans

By Jirí Mencák


Formal methods are gaining popularity as a way of increasing the reliability of systems through\ud the use of mathematically based techniques. Their domain is no longer restricted to purely\ud academic environments and examples, as they are slowly moving into industrial settings. The\ud slow rate at which this transition takes place is mainly due to the perceived difficulty of\ud formalising the behaviour of systems. While this is undoubtedly true, it is not the case with\ud all formal methods.\ud \ud \ud Update Plans are a powerful formalism for the description of computer architectures\ud and intermediate to low-level languages. They are a declarative specification language with\ud an underlying imperative machine model. The descriptions using Update Plans are clear,\ud compact, intuitive, unambiguous and simple to read. These characteristics allow for the\ud minimisation of possible errors at early stages of the development process even before a\ud verification takes place.\ud \ud \ud In this thesis an overview of the Update Plans formalism is given and a number of realworld\ud applications is shown. The investigation of the application area focuses on computer\ud architectures for which various specifications already exist. The comparison of Update Plan\ud specifications to other specifications provides a useful insight into the strengths and shortcomings\ud of the formalism. The shortcomings, in particular the lack of synchronisation primitives\ud and modularity, are addressed by the development and evaluation of several syntactic and\ud semantic extensions described in this thesis. The extended formalism is also compared to\ud other specification languages and conclusions are drawn

Topics: QA75
OAI identifier:

Suggested articles


  1. (1996). A bug and a crash: Sometimes a bug is more than a nuisance.
  2. (1996). A mechanically checked proof of the correctness of the kernel of the AMD5K86 floating point division algorithm. doi
  3. (1993). A meta-environment for generating pro-ramming environments.
  4. (2000). A personal view of formal methods.
  5. (1977). A transformation system for developing recursive programs. doi
  6. (2003). ACL2 theorems about commercial microprocessors. doi
  7. (1998). An F-PRAM emulator.
  8. (1997). An industrial strength theorem prover for a logic based on doi
  9. (1992). An introduction to formal verification. doi
  10. (1995). Anatomy of the Pentium bug. doi
  11. (1994). Architecture of a complex arithmetic processor for communication signal processing. doi
  12. (1997). Architecture-independent locality analysis and efficient PRAM simulations. doi
  13. (2002). ASF+SDF Meta-Environment User Manual, Revision 1.125. kruislaan 413,1098 SJ Amsterdam, The Netherlands,
  14. (1997). Binary tournaments and priority queues: PRAM and BSP.
  15. (2003). c om/news /divide. ps [cited
  16. (1992). Calculating Compilers.
  17. (1994). Comparison of ELLA and VHDL.
  18. (1982). Computer Structures: Principles and Examples.
  19. (2003). dk/pub/Staf f /Peter. Bertelsen/jvm-semantics. ps. gz [cited
  20. Formal hardware verification methods: A survey. doi
  21. (1996). Formal methods: State of the art. and future directions. doi
  22. (1996). Formal Methods: VDM doi
  23. (1995). Formal modeling and verification of microprocessors. doi
  24. (1995). Formal specification and analysis of software architectures using the chemical abstract machine model. doi
  25. Formal specification and simulation of instructionlevel parallelism.
  26. Formal verification in hardware design: A survey. doi
  27. (1993). Formal verification of sequential hardware: A tutorial. doi
  28. (2002). Formal verification of the VAMP microprocessor (project status). In
  29. (2003). gz [cited
  30. Huvre philosophiques, latines et franýaises, de feu Mr. de Leibniz, tirdes de ses manuscHts, qui se conservent dans la bibliothdque royale ä Hanovre et publiges par
  31. (1992). Implementierung von Programmiersprachen. Technische Fakultfit, Universitdt Bielefeld,
  32. (1989). Information Processing Systems - Open Systems Interconnection - LOTOS -A Formal Description Technique based on the Temporal Ordering of Observational Behaviour. doi
  33. (1998). Inside the Java Virtual Machine.
  34. (1983). Introduction to the PDP-11 and its Assembly Language. Prentice-Hall, Le Moyne College,
  35. (1999). Java target code optimization.
  36. (1999). Modelling and verifying synchronous circuits in DILL.
  37. (1998). Modelling Parallel Shared Memory Computations. PhD thesis, doi
  38. (1998). Models of Computation and Formal Languages. doi
  39. (1998). Models of Computation. Exploring the Power of Computing.
  40. (1993). Observations on industrial practice using formal methods. doi
  41. (1988). Parallel Program Design: A Foundation.
  42. Parallelism in random access machines. doi
  43. (2003). pdf [cited
  44. (1992). PRAM emulator, user's manual.
  45. (1986). Programman A Translator Generator.
  46. (2000). Progress on the state explosion problem in model checking. doi
  47. (2002). Publishers, 3rd edition, doi
  48. (1985). Red book - Functional Specification and Description Language (SDL).
  49. (1997). Semantics of Java byte code. doi
  50. (2003). SPARC-V9 architecture specification with RAPIDE.
  51. Specification and analysis of system architecture using RAPIDE. doi
  52. (1999). Specification and verification of synchronous hardware using LOTOS. doi
  53. The chemical abstract machine. doi
  54. The Defensive Java Virtual Machine specification, version 0.53.
  55. (1999). The HOL verification of ELLA designs.
  56. (1985). The Munich Project CIP, doi
  57. (2001). The Postroom Computer. doi
  58. (2003). The semantic challenge of Verilog HDL. doi
  59. (1991). The semantics and syntax of Update Schemes. doi
  60. (1991). The Verilog Hardware Description Language. doi
  61. (1994). Transformations in high-level synthesis: Formal specification and efficient mechanical verification.
  62. (1995). Update Plans -A High Level Low Level Specification Language.
  63. (1996). Update Plans for parallel architectures.
  64. (1992). Update Plans, implementatie aspecten. Master's thesis,
  65. (1992). Update Plans.
  66. (1999). URL http: //j ava.
  67. (1995). Verity-a formal verification program for custom CMOS circuits. doi
  68. (1994). VHDL-translation for BDD-based formal verification.

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.