Skip to main content
Article thumbnail
Location of Repository

Fast Identification of Critical Electrical Disturbs in Nonvolatile Memories

By A. CHIMENTON and OLIVO P

Abstract

We propose a new methodology for a fast top-down identification of disturbs in large arrays of nonvolatile memories. The new strategy aims at providing the set of all the effective and dangerous disturbs present in a technology with no a priori selection of the physical mechanisms to be targeted. No simulations are needed, and neighbor-cell influence on disturb is empirically taken into account. This top-down strategy requires a limited set of experimental measurements and provides, in a fast "one-shot" approach, a complete disturb assessment, including the effects of new failure mechanisms. Experimental results on nonconventional floating gate Flash test chips are shown and discussed in order to demonstrate the features and the validity of the proposed methodology

Topics: Electrical disturb, nonvolatile memory (NVM), reliability, testing.
Publisher: IEEE / Institute of Electrical and Electronics Engineers Incorporated:445 Hoes Lane:Piscataway, NJ 08854:(800)701-4333, (732)981-0060, EMAIL: subscription-service@ieee.org, INTERNET: http://www.ieee.org, Fax: (732)981-9667
Year: 2007
DOI identifier: 10.1109/TED.2007.902237
OAI identifier: oai:iris.unife.it:11392/470124
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://www.ieee.org, (external link)
  • http://hdl.handle.net/11392/47... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.