Location of Repository

A single-chip FPGA implementation of real-time adaptive background model

By Kofi Appiah and Andrew Hunter

Abstract

This paper demonstrates the use of a single-chip\ud FPGA for the extraction of highly accurate background\ud models in real-time. The models are based\ud on 24-bit RGB values and 8-bit grayscale intensity\ud values. Three background models are presented, all\ud using a camcorder, single FPGA chip, four blocks\ud of RAM and a display unit. The architectures have\ud been implemented and tested using a Panasonic NVDS60B\ud digital video camera connected to a Celoxica\ud RC300 Prototyping Platform with a Xilinx Virtex\ud II XC2v6000 FPGA and 4 banks of onboard RAM.\ud The novel FPGA architecture presented has the advantages\ud of minimizing latency and the movement of\ud large datasets, by conducting time critical processes\ud on BlockRAM. The systems operate at clock rates\ud ranging from 57MHz to 65MHz and are capable\ud of performing pre-processing functions like temporal\ud low-pass filtering on standard frame size of 640X480\ud pixels at up to 210 frames per second

Topics: H670 Robotics and Cybernetics, G400 Computer Science
Publisher: IEEE
Year: 2005
DOI identifier: 10.1109/FPT.2005.1568531
OAI identifier: oai:eprints.lincoln.ac.uk:2800

Suggested articles

Preview

Citations

  1. (2001). A Background Model Initialization Algorithm for video Surveillance. doi
  2. (2004). A Real Time Gesture Recognition System for Mobile Robots.
  3. (1999). Adaptive background mixture models for real-time tracking. doi
  4. (2002). AN e w FPGA/DSP-Based Parallel Architecture for RealTime Image Processing.
  5. (2003). An FPGA Implementation of a Flexible, Parallel Image Processing Architecture Suitable for Embedded Vision Systems. doi
  6. (1996). Comparison of Background extraction based intrusion detection algorithms. doi
  7. (2004). Efficient Image Filtering and Information Reduction doi
  8. (2002). Exploiting color and topological features for region segmentation with recursive fuzzy C-means, doi
  9. (2004). FPGAImplementationofReal-TimeAdaptive Image Thresholding.
  10. (2003). Implementation of a Target Recognition Application Using Pipelined Reconfigurable Hardware.
  11. (2004). Implementing Image Processing Algorithms on FPGAs. doi
  12. (2004). Increase Image Processing System Performance with FPGAs.
  13. (2004). Leveraging FPGA coprocessors to optimize automotive infotainment and telematics systems. Embedded Computing Design,
  14. (2000). Nonparametric Model for Background Subtraction. doi
  15. (2004). Pareto Optimal Design of an FPGA-based Real-Time Watershed Image Segmentation. 15th Annual Workshop on circuits systems on signal processing,
  16. (1997). Pfinder: Real-time tracking of the human body. doi
  17. (2004). Smart Camera Based on Reconfigurable hardware Enables Diverse Real-time Applications. doi
  18. (1998). W 4: Who? When? Where? What? A real time system for detecting and tracking people. doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.