Skip to main content
Article thumbnail
Location of Repository

A VLSI implementation of a reconfigurable rational filter

By BERNACCHIA G. and MARSI S.

Abstract

We propose an implementation of a reconfigurable system which exploits the features and the robustness of rational filters in order to accomplish various image processing tasks. This particular architecture is able to implement various different algorithms as noise-smoothing edge preserving filtering, interpolation, blocking artifacts removal. The architecture is structured as a bit-level pipeline and can work at frequency of 200 MHz, maintaining a quite small size of 7×5 mm

Topics: vlsi, rational filter
Year: 1998
OAI identifier: oai:arts.units.it:11368/1697263
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://hdl.handle.net/11368/16... (external link)
  • http://ieeexplore.ieee.org/xpl... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.