Location of Repository

A new bulk-driven input stage design for sub 1-volt CMOS op-amps

By Y. Haga, R.C.S. Morling and I. Kale

Abstract

This paper presents a new design approach for a rail-to-rail bulk-driven input stage using a standard single-well (n-well in this paper) CMOS technology. This input stage can provide nearly constant transconductance and constant slew rate over the entire input common-mode voltage, operating with a wide supply voltage ranging from sub 1-volt (V/sub T0/+ 3V/sub DSsat/) to the maximum allowed for the CMOS process, as well as preventing latch-up

Topics: UOWSAT
Publisher: IEEE
Year: 2006
OAI identifier: oai:westminsterresearch.wmin.ac.uk:3340
Provided by: WestminsterResearch

Suggested articles

Preview

Citations

  1. A rail-to-rail, constant-gm, 1-volt CMOS opamp,"
  2. (1998). VJCM=O0.7V VJ\:1CM_ O.6V [5]

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.