Serial Data concentrator in VHDL

Abstract

In the bachelor’s thesis text there are summarized basics of VHDL language, ISE Webpack development environment is described. Also the way of communication and properties of serial unit are described as well as Ethernet standard properties and the way of communication via MII interface. Hardware used for the data concentrator design is briefly introduced in the next part. At the end of the thesis there is analysis of the data concentrator design for data transmission from serial unit to Ethernet using protocols UDP/IP

Similar works

Full text

thumbnail-image

National Repository of Grey Literature

redirect
Last time updated on 10/08/2016

This paper was published in National Repository of Grey Literature.

Having an issue?

Is data on this page outdated, violates copyrights or anything else? Report the problem now and we will take corresponding actions after reviewing your request.