Article thumbnail

High-Throughput Multi-rate LDPC Decoder based on Architecture-Oriented Parity Check Matrices

By Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti and Joseph R. CavallaroPredrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti and Joseph R. Cavallaro

Abstract

Conference PaperA high throughput pipelined LDPC decoder that supports multiple code rates and codeword sizes is proposed. In order to increase memory throughput, irregular block structured parity-check matrices are designed with the constraint of equally distributed odd and even nonzero block-columns in each horizontal layer for the pre-determined set of code rates. The designed decoder achieves a data throughput of more than 1 Gb/s without sacrificing the error-correcting performance of capacity-approaching irregular block codes. The architecture is prototyped on an FPGA and synthesized for an ASIC design flow

Topics: LDPC codes, block-structured codes, layered belief propagation, flexible structured decoder design, LDPC codes, block-structured codes, layered belief propagation, flexible structured decoder design
Year: 2006
OAI identifier: oai:scholarship.rice.edu:1911/20211
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://hdl.handle.net/1911/202... (external link)
  • http://cmc.rice.edu/) (external link)

  • To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.

    Suggested articles