Article thumbnail

Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System

By Michel Kinsy and Michael Pellauer

Abstract

Heracles is an open-source complete multicore system written in Verilog. It is fully parameterized and can be reconfigured and synthesized into different topologies and sizes. Each processing node has a 7-stage pipeline, fully bypassed, microprocessor running the MIPS-III ISA, a 4-stage input-buffer, virtual-channel router, and a local variable-size shared memory. Our design is highly modular with clear interfaces between the core, the memory hierarchy, and the on-chip network. In the baseline design, the microprocessor is attached to two caches, one instruction cache and one data cache, which are oblivious to the global memory organization. The memory system in Heracles can be configured as one single global shared memory (SM), or distributed shared memory (DSM), or any combination thereof. Each core is connected to the rest of the network of processors by a parameterized, realistic, wormhole router. We show different topology configurations of the system, and their synthesis results on the Xilinx Virtex-5 LX330T FPGA board. We also provide a small MIPS cross-compiler toolchain to assist in developing software for Heracles

Topics: Multicore Architecture Design, FPGA, Shared-Memory, Distributed Shared Memory, Network-on-Chip, RISC, MIPS, Virtual Channel, Wormhole Router, NoC Routing Algorithm
Year: 2010
OAI identifier: oai:dspace.mit.edu:1721.1/60266
Provided by: DSpace@MIT

Suggested articles


To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.