Skip to main content
Article thumbnail
Location of Repository

ANALOG VLSI DESIGN OF MULTI-PHASE VOLTAGE DOUBLERS WITH FREQUENCY REGULATION

By Fengjing Qiu, Janusz A. Starzyk and Ying-wei Jan

Abstract

This paper proposes a new organization of charge pump circuits based on a voltage doubler [2] that takes a DC input and outputs a doubled DC voltage. By cascading n multi-phase voltage doublers (MPVD), the resulting charge pump has the voltage gain equal to 2 n. It needs n clock pairs to control the pumping process. MPVD is a minimum capacitance realization of the switched-capacitor based voltage doubler. An n-stage MPVD needs n+1 capacitors and 2n switches. To avoid the short circuit during switching, a clock pairs generator is used to achieve multi-phase non-overlapping clock pairs. A frequency regulator is designed to lower the charging frequency when the load becomes lighter, thus reducing the power loss during switching. A 2-stage MPVD is implemented in the Orbit 2.0µm analog CMOS technology. The simulation results show that the output voltage is 3.995 times the power supply. By using the frequency regulator, the power efficiency is dramatically improved when the load becomes lighter. I

Year: 2014
OAI identifier: oai:CiteSeerX.psu:10.1.1.418.5703
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ohio.edu/people/sta... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.