Location of Repository

Design and Performance Analysis of Analog Sub circuits for Multiplying DAC used in Image Compression

By K. Satyanarayana Vittal, Dr. P. Cyril Prasanna Raj, Pillem Ramesh, B. V Aravind, Dr. Fazal, K. Satyanarayana Vittal, Dr. P. Cyril Prasanna Raj, Pillem Ramesh, B. V Aravind and Dr. Fazal Noorbasha


Image compression is one of the prominent signal processing areas for multimedia applications. Compressed images when transmitted are affected by noise and thus reconstruction of images at the receiver becomes complex. Very recently Artificial Neural Networks are being used for image compression and decompression. One of the building blocks in ANN is the multiplying DAC. In this paper, we present the design and analysis of sub circuits for multiplying DAC using 180nm CMOS technology. The DA, current reference and opamp are design, modelled and analysed for its performances using Cadence Virtuoso and HSPICE. The optimum geometries for sub circuits are computed and schematic captured is carried out. The results obtained show that the designed sub circuits are suitable for multiplying DAC implementation

Topics: Artificial Neural Networks, Synapse Threshold Logic Unit (TLU) proposed by Warren McCulloch and Walter Pitts in 1943
Year: 2014
OAI identifier: oai:CiteSeerX.psu:
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ijera.com/papers/Vo... (external link)
  • Suggested articles

    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.