Recently low power circuits have become a top priority in modern VLSI design. This paper presents post layout simulations of a new improved 2:1 multiplexer design. The proposed design demonstrates its superiority against existing 2:1 multiplexer design in terms of power–delay product (PDP), temperature sustainability, noise immunity and frequency. All the post-layout simulations have been performed at 45nm technology on Tanner EDA tool version 13.
To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.