Skip to main content
Article thumbnail
Location of Repository

Exploiting Unexploited Computing Resources for Computational Logics

By Ro Dal Palù, Agostino Dovier, Andrea Formisano and Enrico Pontelli

Abstract

Abstract. We present an investigation of the use of GPGPU techniques to parallelize the execution of a satisfiability solver, based on the traditional DPLL procedure—which, in spite of its simplicity, still represents the core of the most competitive solvers. The investigation tackles some interesting problems, including the use of a predominantly data-parallel architecture, like NVIDIA’s CUDA platform, for the execution of relatively “heavy ” threads, associated to traditionally sequential computations (e.g., unit propagation), non-deterministic computations (e.g., variable splitting), and meta-heuristics to guide search. Experimentation confirms the potential for significant speedups from the use of GPGPUs, even with relatively simple modifications to the structure of the DPLL procedures— which should facilitate the porting of such ideas to other DPLL-based solvers.

Year: 2012
OAI identifier: oai:CiteSeerX.psu:10.1.1.416.5955
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://ceur-ws.org/Vol-857/pap... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.