Skip to main content
Article thumbnail
Location of Repository

Uniform Evaluation of Hardware Implementations of the Round-Two SHA-3 Candidates

By Stefan Tillich, Martin Feldhofer, Mario Kirschbaum, Thomas Plos, Jörn-marc Schmidt and Er Szekely

Abstract

Abstract. We describe our high-speed hardware modules for the 14 candidates of the second evaluation round of the SHA-3 hash function competition. Emphasis has been put on bringing as many aspects of design and implementation as possible into agreement in order to receive consistent and comparable evaluation results. For most candidates we have tested a range of different design and implementation options. The evaluation involved a large number of synthesis runs in a uniform setup and under the use of a simple optimization heuristic. In addition to identifying good hardware-design options, this approach has yielded data on numerous possible area-performance tradeoffs for the different hardware modules. The best configurations then underwent place & route in order to reach the highest degree of accuracy of performance metrics short of actual implementation in silicon

Topics: Luffa, Shabal, SHAvite-3, SIMD, Skein
Year: 2014
OAI identifier: oai:CiteSeerX.psu:10.1.1.414.8428
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.cs.bris.ac.uk/Publi... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.