Skip to main content
Article thumbnail
Location of Repository

Developers Nurturing FPGA based Soft IP Cores for Catering the Needs of Advanced Image Processing Applications – A Review

By Nirmala S. O and Rajanish K. Kamat

Abstract

Abstract — Proficient and high performance image processing systems are in demand never than ever before due to the all perverseness of the multimedia technology being penetrated in almost all the fields. The core of such systems is the signal and image processing algorithms necessitating intensive computation, subsidiary reflection of the same is being seen in increasing demand of high performance processors. Though the developers community are using these processors in the sophisticated applications, there is an altogether emerging trend of paradigm shift towards migrating the application base on the Field Programmable Gate arrays (FPGAs). The repetitive DSP processes, such as multiply and accumulate popularly referred to as MAC can be accelerated by the suppleness and concurrency attributes of the state of art FPGAs. Thus the reconfigurable hardware in the form of FPGAs has now been put to use in order to get hold of high performance for computationally intensive DSP applications such as image processing. The new methodologies of designing, verifying, reusing and migrating of soft IP cores at the highest level of abstraction using the behavioural synthesis has proved to be complimentary in realizing the applications in FPGA paradigm. The present review article portrays the upcoming trends in this domain.

Publisher: 2014-01-29
Year: 2014
OAI identifier: oai:CiteSeerX.psu:10.1.1.413.4118
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ijetae.com/files/Vo... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.