Location of Repository

Thesis Proposal: Out-Of-Core Parallel Discrete-Event Simulation

By Anna L. Poplawski

Abstract

With today's processor speeds and the current state of parallel discrete-event simulation, the amount of available physical memory is now the limiting factor in determining the size of some simulations. This does not need to be true. We believe it is possible to run many simulations in an out-of-core setting. Out-of-core techniques have been applied to other areas in order to e#ciently use disk storage as part of the memory hierarchy; however, parallel simulation has little in common with most of these other applications. Therefore, there are many problems to examine before an e#cient out-of-core parallel simulator can be built. This proposal describes these problems and some possible solutions. It also presents one potential design for an outof -core simulator. Results obtained from a model of this design demonstrate that out-of-core simulation is a reasonable option. Contents 1 Introduction 1 1.1 Out-of-core Applications . . . . . . . . . . . . . . . . . . . . . . . . . . ..

Year: 2000
OAI identifier: oai:CiteSeerX.psu:10.1.1.41.8455
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.cs.dartmouth.edu/~a... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.