Skip to main content
Article thumbnail
Location of Repository

Configurable microcontroller array

By Oleg Maslennikov, Juri Shevtshenko and Anatoli Sergyienko

Abstract

In this paper, the configurable microcontroller array based on the i8051 processor unit (PU) architecture is proposed. The use of well-known PU architecture simplifies the application programming. The designed microcontroller PU core has in 6 times higher instruction implementation speed, and in more than 2.5 times clock frequency than the original microcontroller. The proposed technique of mapping the program into configurable hardware showed the 1.5-2- fold hardware minimization. It shows an effective way to speedup the implementation of both computing and control intensive algorithms. Proposed array is very useful in such applications, where logic intensive calculations, or high speed byte handling computations are of demand. For example, such applications are homomorphic image processing, pattern recognition, genetic algorithms, neural nets, etc. 1

Year: 2002
OAI identifier: oai:CiteSeerX.psu:10.1.1.373.2131
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://kik.weii.tu.koszalin.pl... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.