Skip to main content
Article thumbnail
Location of Repository

LMX2335 AN-1000 A Fast Locking Scheme for PLL Frequency Synrhesizers Literature Number: SNAA014A Fast Locking Scheme for PLL Frequency Synthesizers

By 

Abstract

Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical � A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture � Faster lock is attained by shifting the loop filter’s zero and pole corner frequencies while maintaining the PLL’s gain�phase margin characteristics

Year: 2013
OAI identifier: oai:CiteSeerX.psu:10.1.1.352.6710
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ti.com/lit/an/snaa0... (external link)
  • http://www.ti.com/lit/an/snaa0... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.