Improvements in manufacturing lines alone can not compensate for the yield losses due to the increase in complezity of logic. Manufacturing yield improvement needs to be addressed during the physical layout synthesis stage itself. Several layout strategies for yield enhancement are proposed and they are illustrated with respect to channel compaction and routing in standard cell design. Algorithms and other implementation issues are discussed and ezamples illustrating these algorithms are presented.
To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.