Skip to main content
Article thumbnail
Location of Repository

Compiler-Directed Dynamic Frequency and Voltage Scheduling

By Chung-hsing Hsu, Ulrich Kremer and Michael Hsiao

Abstract

. Dynamic voltage and frequency scaling has been identified as one of the most e#ective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies opportunities for dynamic voltage and frequency scaling of the CPU without significant increase in overall program execution time. The paper introduces a simple, yet e#ective performance model to determine an e#cient CPU slow-down factor for memory bound loop computations. Simulation results of a superscalar target architecture and a program kernel compiled at di#erent optimizations levels show the potential benefit of the proposed compiler optimization. The energy savings are reported for a hypothetical target machine with power dissipation characteristics similar to Transmeta's Crusoe TM5400 processor. 1 Introduction Modern architectures have a large gap between the speeds of the memory and the processor. Several techniques exist to bridge this gap, including memory pipelines (outstanding rea..

Year: 2000
OAI identifier: oai:CiteSeerX.psu:10.1.1.32.7251
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.cs.rutgers.edu/~uli... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.