Skip to main content
Article thumbnail
Location of Repository

A Review on Ultra Low Power Design Technique: Subthreshold Logic 1

By Priya Gupta, Anu Gupta and Abhijit Asati

Abstract

Rapid increases in chip complexity, increasingly faster clocks and proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a system determines its heat dissipation as well as battery life. For some digital systems, power consumption has become the most critical design constraint. To satisfy the low power requirement one of the best technique sub-threshold logic is being introduced. This paper presents a complete review of recent research and explores all aspects / constraints of subthreshold logic design technique. The paper explores basics of subthreshold, sources of power dissipation, challenges in subthreshold design, optimization methodology and various types of techniques which are currently used to implement ultra low power based circuits using subthreshold logic

Topics: RSCE
Year: 2013
OAI identifier: oai:CiteSeerX.psu:10.1.1.308.3510
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.ijcst.com/vol4/spl2... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.