Skip to main content
Article thumbnail
Location of Repository

PLDs-Based Islanding Detection for Grid Connected Inverter

By Khanchai Tunlasakun

Abstract

Abstract—This research presents the programmable logic devices- based islanding detection for grid connected inverter with under/over voltage and under/over frequency islanding detection algorithms. The design are based on the field programmable gate array (FPGA) and the complex programmable logic device (CPLD). The logic circuits inside PLDs chip are design, implementation, testing and debugging by software development without hardware modification. The prototypes of PLDs for islanding detection are monitor the grid voltage and grid frequency at the point of common coupling (PCC) between the grid connected inverter, the local load and the distribution transformer and processed the value of voltage and frequency for turned on – off relay between grid connected inverter and utility grid. The results of study, the prototypes can turn off relay when the voltage is change under 200V or over 240V and frequency is change under 48Hz or over 52Hz. The FPGA-based is operated faster and high capacity than CPLD-based but the cost of design is higher

Year: 2011
OAI identifier: oai:CiteSeerX.psu:10.1.1.193.6084
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.waset.org/journals/... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.