Location of Repository

Native Block Memory Generator Specific Features

By 

Abstract

Optimized algorithms for minimum block RAM resource utilization or low power utilization Configurable memory initialization Individual Write enable per byte in Kintex™-7, Virtex®-7, Virtex-6, Virtex-5, Virtex-4, Spartan®-6, and Spartan-3A/XA DSP with or without parity Optimized VHDL and Verilog behavioral models for fast simulation times; structural simulation models for precise simulation of memory behaviors Selectable operating mode per port: WRITE_FIRST, READ_FIRST, or NO_CHANGE Smaller fixed primitive configurations are now possible in Spartan-6 devices with the introduction of the new Spartan-6 device 9K primitives Lower data widths for Kintex-7, Virtex-7, and Virtex-6 devices in SDP mod

Year: 2011
OAI identifier: oai:CiteSeerX.psu:10.1.1.190.5505
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.xilinx.com/support/... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.