Location of Repository

Belegarbeit Memory Hierarchy Utilization of a SAT Solver

By Norbert Manthey, Technische Universität Dresden, Fakultät Informatik, Prof Dr, Steffen Hölldobler, Betreuende Mitarbeiter and Dipl. -inf Julian Stecklina

Abstract

using statistical profiling and tracing the following processor events: total cycles, resource stall cycles, level 2 cache hits and level 2 cache misses. The HPC Toolkit is used to perform the analysis on top of the PAPI library. The used benchmark is a part of the SAT competition 2009 application benchmark. The analysis has additionally been done on two well known solver MiniSAT and PrecoSAT and unveiled similar utilization problems as in the project SAT solver. Its result is that the utilization can be increased for example by improving the clause representation, using the prefetch unit of the CPU and maintaining frequently used data structures lazily. The combination of the suggested improvements speed up the project SAT solver by 60%. The runtime improvement is mainly caused by fewer main memory and level

Year: 2010
OAI identifier: oai:CiteSeerX.psu:10.1.1.188.7199
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.wv.inf.tu-dresden.d... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.