Location of Repository

Research Statement

By Behnam Robatmili

Abstract

Conventional CMOS scaling used to be the engine of the technology revolution in most application domains. This trend has changed as in each generation, transistor densities continue to increase while due to the limits on threshold voltage scaling, per-transistor energy consumption decreases much more slowly than the past. The power scaling issues have restricted the adaptability of designs to operate in different power and performance regimes. Consequently, future systems have to employ more efficient architectures, rather than architectures that utilize more transistors. To alleviate some of these power scaling issues, I led the design of a high-performance, power-efficient and adaptive multicore processor by relying on (1) distributing each thread across small processing cores to achieve power/performance adaptability, and (2) components designed for power efficiency and performance. My research experience spans computer architecture, compilers, microarchitecture, and system optimization using machine learning and criticality analysis. In this statement, I summarize the contributions of my dissertation research and outline my plans for future research. Dissertation Summary CMOS power scaling issues have reduced the ranges of voltage and frequency scaling, and so has restricted the adaptability of designs to operate in different power and performance regimes. Futur

Year: 2011
OAI identifier: oai:CiteSeerX.psu:10.1.1.187.1370
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.cs.utexas.edu/%7Ebe... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.