Skip to main content
Article thumbnail
Location of Repository

Hardware Platform for Testing Performance of TRNGs Embedded in Actel Fusion FPGA

By Michal Varchola, Robert Fouquet and Viktor Fischer

Abstract

Abstract. The paper presents hardware SoPC platform for testing performance of various TRNGs embedded in Actel FPGAs. The SoPC was implemented in the recent Actel Fusion ARM enabled FPGA device. It consists of four main blocks- CoreMP7 (Actel’s soft-core industry standard ARM7 processor) for managing the SoPC, SRAM and Flash memories embedded inside the FPGA for storage and execution of CoreMP7 embedded software, custom TRNG design and Hi-Speed USB 2.0 interface based on a Cypress USB microcontroller for fast download of generated data to the computer. TRNG and USB interface peripherals are directly connected to the CoreMP7 peripheral bus to improve flexibility of using it. The results of NIST statistical testing of experimental PLL-based TRNG implementation demonstrate potential of designed hardware platform as well as new feature of Actel Fusion FPGAs- internal RC oscillator that could enhance security of the implemented TRNGs

Topics: PLL, statistical tests, NIST, ARM7, Actel Fusion, USB interface
Year: 2010
OAI identifier: oai:CiteSeerX.psu:10.1.1.161.2700
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.kemt.fei.tuke.sk/pe... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.