Location of Repository

2009 27th IEEE VLSI Test Symposium Output Hazard-Free Transition Delay Fault Test Generation

By Sreekumar Menon, Adit D. Singh and Vishwani Agrawal

Abstract

Abstract- Scan based timing comparison tests offer a potential solution to the problem of small delay detection in aggressive nanometer technologies. However, such tests require that circuit delays be unambiguously captured in the scan chains using multiple fast clocks. To ensure this, only those signals that are known to be hazard free at capture are analysed for timing information from the scan-out data. In this paper we present the first systematic ATPG driven approach for generating high coverage output hazard free TDF tests for scan delay testing. Results indicate that acceptable coverage can be achieved, no worse than about 10 % below the unconstrained TDF coverage for both LOS and LOC tests, even in the presence of significant process variations. I

Year: 2010
OAI identifier: oai:CiteSeerX.psu:10.1.1.160.967
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.eng.auburn.edu/~vag... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.