Skip to main content
Article thumbnail
Location of Repository

Sleep Transistor Design and Implementation – Simple Concepts Yet Challenges To Be Optimum

By Kaijian Shi and David Howard

Abstract

Optimum sleep transistor design and implementation are critical to a successful power-gating design. This paper describes a number of critical considerations for the sleep transistor design and implementation including header or footer switch selection, sleep transistor distribution choices and sleep transistor gate length, width and body bias optimization for area, leakage and efficiency

Year: 2008
OAI identifier: oai:CiteSeerX.psu:10.1.1.133.9413
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www.synopsys.com/sps/pd... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.