Skip to main content
Article thumbnail
Location of Repository

By The Architecture, Diva Processing-in-memory Chip and Jeff Draper Jacqueline Chame
Topics: Categories and Subject Descriptors B.3.2 [Hardware, Memory Structures, C.1.2 [Computer Systems Organization, Processor Architectures--Multiple Data Stream Architectures (Multiprocessors) General Terms Design, Performance Keywords processing-in-memory, memory bandwidth, architecture1. INTRODUCTION
Year: 2008
OAI identifier: oai:CiteSeerX.psu:10.1.1.133.9214
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://citeseerx.ist.psu.edu/v... (external link)
  • http://www-unix.mcs.anl.gov/~j... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.