Article thumbnail
Location of Repository

Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection

By Dong Wu, Bashir M. Al-Hashimi and Marcus T. Schmitz


The performance of Network-on-Chip (NoC) largely depends on the underlying routing techniques, which have two constituencies: output selection and input selection. Previous research on routing techniques for NoC has focused on the improvement of output selection. This paper investigates the impact of input selection, and presents a novel contention-aware input selection (CAIS) technique for NoC that improves the routing efficiency. When there are contentions of multiple input channels competing for the same output channel, CAIS decides which input channel obtains the access depending on the contention level of the upstream switches, which in turn removes possible network congestion. Simulation results with different synthetic and real-life traffic patterns show that, when combined with either deterministic or adaptive output selection, CAIS achieves significant better performance than the traditional first-come-first-served (FCFS) input selection, with low hardware overhead (<3%)

Year: 2006
DOI identifier: 10.1145/1118299.1118310
OAI identifier:
Provided by: e-Prints Soton
Sorry, our data provider has not provided any external links therefore we are unable to provide a link to the full text.

Suggested articles


  1. (2002). A network on chip architecture and design methodology," ISVLSI, doi
  2. (1993). A survey of wormhole routing techniques in direct networks," doi
  3. (1992). Adaptive routing in meshconnected networks,"
  4. (2004). DyAD - Smart routing for networks-on-chip," DAC, doi
  5. (2004). K a v a l d j i e v , doi
  6. (2003). Load distribution with the proximity congestion awareness in a network on chip," DATE, doi
  7. (2002). Networks on chips: A new SoC paradigm," doi
  8. (2004). On-chip networks: A scalable, communication-centric embedded system design paradigm," doi
  9. (2004). Packetization and routing analysis of on-chip multiprocessor networks," doi
  10. (2004). RASoC: A router soft-core for Networks-on-Chip," Designers Forum - DATE, doi
  11. (2001). Route packets, not wires: On-chip interconnection networks," DAC, doi
  12. (2004). Systemlevel design techniques for energy-efficient embedded systems," doi
  13. (2000). The odd-even turn model for adaptive routing," doi
  14. (2003). Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip," doi
  15. (2004). Xpipes: A network-on-chip architecture for gigascale systems-on-chip," doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.