Article thumbnail
Location of Repository

Low power test compatibility classes: exploiting regularity for simultaneous reduction in test application time and power dissipation

By N. Nicolici and B.M. Al-Hashimi


Traditional DFT methodologies increase useless power dissipation during testing and are not suitable for testing low power VLSI circuits leading to lower reliability and manufacturing yield. Traditional test scheduling approaches based on fixed test resource allocation decrease power dissipation at the expense of higher test application time. On the one hand it was shown that power conscious test synthesis and scheduling eliminate useless power dissipation. On the other hand by exploiting regularity in BIST RTL data paths using test compatibility classes an improvement in test application time, BIST area overhead, performance degradation, volume of test data, and fault escape probability is achieved. This paper shows that when combining power conscious test synthesis and scheduling with the test compatibility classes into low power test compatibility classes, simultaneous reduction in test application time and power dissipation is obtained

Year: 2001
OAI identifier:
Provided by: e-Prints Soton
Sorry, our data provider has not provided any external links therefore we are unable to provide a link to the full text.

Suggested articles


  1. (2000). A comparison of classical scheduling approaches in powerconstrained block-test scheduling. doi
  2. (1994). A Design System to Support Built-In Self-Test of VLSI Circuits Using BILBO-Oriented Test Methodologies.
  3. (1993). A distributed BIST control scheme for complex VLSI devices. doi
  4. (1997). A new approach to simultaneous scheduling, allocation and binding in high level synthesis. doi
  5. (1999). A polynomialtime algorithm for power constrained testing of core based systems. doi
  6. (2000). A technique for test infrastructure design and test scheduling. doi
  7. (2000). BIST hardware synthesis for RTL data paths based on test compatibility classes. doi
  8. (1986). Built-In Self Test -Pseudorandom Techniques. doi
  9. (2000). Closing the gap between ASIC and custom: An ASIC perspective. doi
  10. (1998). Design for testability techniques at the behavioural and register-transfer levels.
  11. (1999). Efficient BIST hardware insertion with low test application time for synthesized data paths. doi
  12. (1993). Generating a family of testable designs using the BILBO methodology. doi
  13. (1999). High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors. doi
  14. (1999). High-levelsynthesis of low-power control-flow intensive circuits. doi
  15. (2000). ModelSim Tutorial. Model Technology Incorporated,
  16. (2000). Power conscious test synthesis and scheduling for BIST RTL data paths. doi
  17. (1999). Power management in high level synthesis. doi
  18. (2000). Power Minimisation Techniques for Testing Low Power VLSI Circuits. doi
  19. (1997). Scheduling tests for VLSI systems under power constraints. doi
  20. (2000). Simultaneous module selection and scheduling for power-constrained testing of core based systems. doi
  21. (2000). Test infrastructure design and test scheduling optimization. In doi
  22. (1988). Test scheduling and control for VLSI built-in self-test. doi
  23. (2000). The left edge algorithm and the tree growing technique in blocktest scheduling under power constraints. doi
  24. (2000). The role of custom design in ASIC chips. doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.