Article thumbnail

Low -jitter PLL for clock generator with supply -noise -insensitive VCO using DC-DC capacitive converter. - Page 151

OAI identifier:
Provided by: USC Digital Library
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • (external link)

  • To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.

    Suggested articles