Skip to main content
Article thumbnail
Location of Repository

On efficient extraction of partially specified test sets for synchronous sequential circuits

By A. El-Maleh and K. Al-Utaibi


Testing systems-on-a-chip (SOC) involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the circuit under test (CUT) during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in order to reduce both the total testing time and the memory requirements for the tester. Relaxing test sequences, i.e. extracting partially specified test sequences, can improve the efficiency of both test compression and test compaction. In this paper, we propose an efficient test relaxation technique for synchronous sequential circuits that maximizes the number of unspecified bits while maintaining the same fault coverage as the original test set

Topics: Computer
Publisher: IEEE
Year: 2003
OAI identifier:
Provided by: KFUPM ePrints

Suggested articles

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.