Article thumbnail
Location of Repository

Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit

By Paul Muller, See Profile, Armin Tajalli, S. M. Atarodi and Yusuf LeblebiciÉcole Polytechnique, Fédérale Lausanne, Paul Muller, Armin Tajalli, Mojtaba Atarodi and Yusuf Leblebici

Abstract

We present a complete top-down design of a low-power multi-channel clock recovery circuit based on gated current-controlled oscillators. The flow includes several tools and methods used to specify block constraints, to design and verify the topology down to the transistor level, as well as to achieve a power consumption as low as 5mW/Gbit/s. Statistical simulation is used to estimate the achievable bit error rate in presence of phase and frequency errors and to prove the feasibility of the concept. VHDL modeling provides extensive verification of the topology. Thermal noise modeling based on well-known concepts delivers design parameters for the device sizing and biasing. We present two practical examples of possible design improvements analyzed and implemented with this methodology. 1

Year: 2005
OAI identifier: oai:CiteSeerX.psu:10.1.1.934.4480
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • https://www.researchgate.net/p... (external link)
  • https://www.researchgate.net/p... (external link)
  • http://citeseerx.ist.psu.edu/v... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.