Skip to main content
Article thumbnail
Location of Repository

A Detailed Analysis of Contemporary ARM and x86 Architectures

By Karthikeyan Sankaralingam, Jaikrishnan Menon and Emily Blem


RISC vs. CISC wars raged in the 1980s when chip area and processor design complexity were the primary constraints and desktops and servers exclusively dominated the computing landscape. Today, energy and power are the primary design constraints and the computing landscape is significantly different: growth in tablets and smartphones running ARM (a RISC ISA) is surpassing that of desktops and laptops running x86 (a CISC ISA). Further, the traditionally low-power ARM ISA is entering the high-performance server market, while the traditionally high-performance x86 ISA is entering the mobile low-power device market. Thus, the question of whether ISA plays an intrinsic role in performance or energy efficiency is becoming important, and we seek to answer this question through a detailed measurement based study on real hardware running real applications. We analyze measurements on the ARM Cortex-A8 and Cortex-A9 and Intel Atom and Sandybridge i7 microprocessors over workloads spanning mobile, desktop, and server computing. Our methodical investigation demonstrates the role of ISA in modern microprocessors? performance and energy efficiency. We find that ARM and x86 processors are simply engineering design points optimized for different levels of performance, and there is nothing fundamentally more energy efficient in one ISA class or the other. The ISA being RISC or CISC seems irrelevant

Topics: Performance Analysis, ISA, Architecture
Year: 2013
OAI identifier:

Suggested articles


  1. A tale of two processors: Revisiting the RISC-CISC debate.
  2. An infrastructure for adaptive dynamic optimization.
  3. Analysis of dynamic power management on multi-core processors.
  4. (1987). And now a case for more complex instruction sets.
  5. Architecture support for disciplined approximate programming.
  6. Clearing the clouds: a study of emerging scale-out workloads on modern hardware.
  7. (2013). Data to accompany a detailed analysis of contemporary arm and x86 architectures,,
  8. Dynamically specialized datapaths for energy ef´Čücient computing.
  9. Full-system analysis and characterization of interactive smartphone applications.
  10. (2013). ~skadron/cs8535_s11/ARM_Cortex.pdf.A version appears
  11. Improved ARM core, other changes in TI mobile app processor,
  12. (1985). Instruction sets and beyond: Computers, complexity, and controversy.
  13. Looking back on the language and hardware revolutions: measured power, performance, and scaling.
  14. Making B+- trees cache conscious in main memory.
  15. (2007). Microarchitecture-independent workload characterization.
  16. Performance from architecture: comparing a RISC and a CISC with similar hardware organization.
  17. Relax: An architectural framework for software recovery of hardware faults.
  18. (1997). RISC versus CISC: a tale of two chips.
  19. Runtime power monitoring in high-end processors: Methodology and empirical data. In
  20. Sort vs. Hash revisited: fast join implementation on modern multi-core CPUs.
  21. The ARM vs x86 wars have begun: In-depth power analysis of Atom,
  22. (1980). The case for the reduced instruction set computer.
  23. (2011). The gem5 simulator.
  24. (2010). The single-chip cloud computer.

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.