Skip to main content
Article thumbnail
Location of Repository

SiGeHBTs on Bonded SOI Incorporating Buried Silicide Layers

By M Bain, H A El Mubarek, J M Bonar, Y Wang, O Buiu, H Gamble, B M Armstrong, P L Hemment, S Hall and P Ashburn

Abstract

<p>A technology is described for fabricating SiGe hetero-junction bipolar transistors (HBTs) on wafer-bonded silicon-on-insulator (SOI) substrates that incorporate buried tungsten silicide layers for collector resistance reduction or buried groundplanes for crosstalk suppression. The physical structure of the devices is characterized using cross section transmission electron microscopy, and the electrical properties of the buried tungsten silicide layer are characterized using sheet resistance measurements as a function of bond temperature. Possible contamination issues associated with the buried tungsten silicide layer are investigated by measuring the collector/base reverse diode tics. A resistivity of 50 muOmegacm is obtained for the buried silicide layer for a bond anneal of 120 min at 1000 degreesC. Collector/base reverse diode ties show a voltage dependence of approximately V-1/2, indicating that the leakage current is due to Shockley-Read-Hall generation in the depletion region. Fitting of the current-voltage ties gives a generation lifetime of 90 ns, which is as expected for the collector doping of 7 x 10(17) cm(-3). These results indicate that the buried tungsten silicide layer does not have a serious impact on junction leakage.</p

Year: 2005
DOI identifier: 10.1109/TED.2005.843872
OAI identifier: oai:epubs.surrey.ac.uk:168

Suggested articles

Citations

  1. (1971). (M’98) was born in Rotherham, U.K., in 1950. He received the B.Sc. degree in electrical and electronic engineering and the Ph.D. degree in experimental and theoretical study of radiation damage in silicon p-n junctions from the University of Leeds,
  2. (2001). 100 GHz SiGe:C HBTs using nonselective epitaxy,” in
  3. (2001). A 0.2 m self-aligned selective epitaxial growth SiGe HBT featuring 107 GHz f and 6.7 ps ECL,” doi
  4. A 0.2-m 180-GHz-f 6.7-ps-ECL SOI/HRS self-aligned SEG SiGe HBT/CMOS technology for microwave and high-speed digital applications,” doi
  5. (1999). A 60-GHz f super self-aligned selectively grown SiGebase (SSSB) bipolar transistor with trench isolation fabricated on SOI substrate and its application to 20-Gb/s optical transmitter ICs,” doi
  6. (2000). A 73 GHz f 0.18 m RF SiGe BiCMOS technology considering thermal budget tradeoff and with reduced boron spike effect on
  7. (1973). Armstrong received the B.Sc. and Ph.D. degrees in electrical and electronic engineering from Queens University,
  8. (1992). As a Research Engineer at The Standard Telecommunication Laboratories,
  9. (2009). Authorized licensed use limited to: University of Surrey. Downloaded on
  10. (2003). Back-end analysis of SOI substrates incorporating metallic layers using a novel nondestructive picosecond ultrasonic technique,” in
  11. (1995). Buried WSi SOI structures,” in
  12. (1996). Design considerations for very-high-speed Si-bipolar ICs operating up to 50 Gb/s,”
  13. (2001). Fabrication of silicon-silicide-on-insulator substrates using wafer bonding and layer cutting,” in
  14. (1987). He is a Lecturer in the Department of Electrical Engineering and Electronics Solid State Electronics Research Group, University of Liverpool,
  15. (1974). he joined the Technical Staff of Philips Research Laboratories and worked initially on ion implanted integrated circuit bipolar transistors, and then on electron lithography for submicrometer integrated circuits.
  16. (1997). Integrated RF components in a SiGe BiCMOS technology,” doi
  17. (2001). Leakage current mechanisms in SiGe heterojunction bipolar transistors fabricated using selective and nonselective epitaxy,”
  18. (1999). Manufacture and performance of diodes made in dielectrically isolated silicon substrates containing buried metallic layers,” doi
  19. (1985). received the B.Sc. and M.Sc. degrees in physics from the
  20. (1994). received the B.Sc. degree in physics and electronics from Dundee University,
  21. (1966). received the degree (with first class honours) and Ph.D. degree in electrical and electronic engineering from The Queens University,
  22. (1995). Recent progress in bipolar transistor technology,” doi
  23. (2000). Self-aligned selective-epitaxialgrowth SiGe HBTs: process, device, and ICs,” doi
  24. (2002). Self-aligned SiGe NPN transistor with 285 GHz f and 207 GHz f in a manufacturable technology,” doi
  25. (1992). Si bipolar chip set for 10-Gb/s optical receiver,” doi
  26. (1994). Si-analog ICs for 20 Gb/s optical receiver,” in doi
  27. (1995). Si–SiGe epitaxial base transistors—Part II: process integration and analog applications,” doi
  28. (2000). SiGe bipolar technology for mixed digital and analogue RF applications,”
  29. (1999). SiGe HBTs for mobile communication,”
  30. (2001). SiGe HBTs on bonded wafer substrates,” doi
  31. (2000). Substrate crosstalk suppression capability of silicon-on-insulator substrates with buried ground planes (GPSOI),” doi
  32. (2004). Ultralow silicon substrate noise crosstalk using metal Faraday cages in an SOI technology,” doi

To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.