Article thumbnail

By 

Abstract

Abstract — In the recent sub-9Onm VLSI generation, a fluctuation exists in a supply voltage due to IR-drop and inductance effects. A supply voltage fluctuation in VISI chips causes large variations in the logic delay time and power consumption. However, in conventional low-power VLSI architecture such as variable threshold voltage CMOS (VTCMOS), the threshed voltage of the transistor is fixed in advance at the system design level. As a result, VTCMOS can't compensate a supply voltage fluctuation. By employing an adaptive threshold voltage control (ATVC), minimization of power consumption under a time constraint is achieved even in the presence of n supply voltage fluctuation. Optimal granularity is discussed to minimize the total power consumption

Topics: Key Words- Low Power, VLSI, Threshold-Voltage Control
Year: 2014
OAI identifier: oai:CiteSeerX.psu:10.1.1.457.9495
Provided by: CiteSeerX
Download PDF:
Sorry, we are unable to provide the full text but you may find it at the following location(s):
  • http://ijsce.org/attachments/F... (external link)
  • http://ijsce.org/attachments/F... (external link)
  • http://citeseerx.ist.psu.edu/v... (external link)
  • Suggested articles


    To submit an update or takedown request for this paper, please submit an Update/Correction/Removal Request.